Tag: system level

Webinar: Ansys 2024 R1: Ansys Sherlock and Ansys Mechanical Module and System Level Reliability

Webinar: Ansys 2024 R1: Ansys Sherlock and Ansys Mechanical Module and System Level Reliability
by Admin on 12-18-2023 at 6:41 pm

Discover how the Sherlock-Workbench integration simplifies, accelerates, and expands mechanical, thermal, and reliability simulations of electronic systems in this upcoming webinar.

TIME:
APRIL 4, 2024
11 AM EDT / 5 PM CEST / 8:30 PM IST

Venue:
Virtual

Overview

In this webinar, you will learn how the Sherlock-Workbench integration

… Read More

Webinar: System-Level Thermal Signoff from Chips Through to Racks

Webinar: System-Level Thermal Signoff from Chips Through to Racks
by Admin on 09-25-2023 at 3:26 pm

Title: WEBINAR l System-Level Thermal Signoff from Chips Through to Racks

Date: Wednesday, October 18, 2023

Time: 10:00 AM Eastern Daylight Time

Duration: 45 minutes

Summary

Today’s modern electronic designs require ever more functionality and performance to meet consumer demand. These challenges become more critical and

… Read More

Webinar: Optimizing System-level Motor Performance for Electric Vehicles

Webinar: Optimizing System-level Motor Performance for Electric Vehicles
by Admin on 05-01-2023 at 1:48 pm

With immense pressure to meet the increasing specifications of electrified propulsion systems for vehicles, engineers must rethink how to predict system performance. Learn how to generate different motor models and evaluate the entire system’s behavior throughout development.

TIME:
MAY 17TH, 2023
10 AM EST

Venue:

… Read More

22nd ACM/IEEE International Workshop on System-Level Interconnect Problems and Pathfinding (SLIP^2)

22nd ACM/IEEE International Workshop on System-Level Interconnect Problems and Pathfinding (SLIP^2)
by Daniel Nenni on 08-27-2020 at 6:40 am

GENERAL INFORMATION

The 2020 ACM/IEEE International Workshop on System-Level Interconnect Problems and Pathfinding (SLIP^2) is the 22nd, “rebooted” edition of the System-Level Interconnect Prediction (SLIP) Workshop. As computing systems and applications grapple with a post-Moore, post-CMOS, post-von… Read More

Posted on

Facts Support New Emergence in Semiconductor Landscape

Facts Support New Emergence in Semiconductor Landscape
by Pawan Fangaria on 01-03-2015 at 9:00 am
Categories: EDA, Foundries, General, IoT, IP, Mobile

As we left an exciting year 2014 which is poised to record 7+ % increase in semiconductor revenue (~ $338 B) compared to 2013 (~ $315 B) and entered into another promising year 2015 for semiconductors, I looked back over the year bygone and collected inferences from some of the major important events which clearly convey how 2015 can… Read More

Posted on

EDPS: SoC FPGAs

EDPS: SoC FPGAs
by Paul McLellan on 04-09-2012 at 4:00 am
Categories: Events, FPGA

Mike Hutton of Altera spends most of his time thinking about a couple of process generations out. So a lot of what he worries about is not so much the fine-grained architecture of what they put on silicon, but rather how the user is going to get their system implemented. 2014 is predicted to be the year in which over half of all FPGAs will… Read More