TSMC is describing an artificial intelligence boom that reaches beyond accelerator chips into the wider computing infrastructure needed to support increasingly capable AI systems. On the recent investor call, Chairman and CEO Dr. C.C. Wei presents strong demand, persistent supply constraints and an ambitious expansion … Read More
CTO Interview with Sirish Munipalli of Moores Lab AISirish Munipalli is Co-Founder and CTO of Moores…Read More
What DARPA Taught Me About Building Trust into SiliconBy Sajeed Mohammad The most memorable slide I…Read More
Delivering Silicon Systems Through AI Disruption, Part 1: Writing the ScoreScore: the written music for an orchestra, with…Read More
A Migration Feasibility Study Can Turn an Uncertain Re-Design into a Measurable Engineering ProjectMoving semiconductor IP to a new process technology…Read More
Teradyne Unveils Magnum E2 for the Next Wave of AI MemoryTeradyne has announced Magnum E2, a memory test…Read MoreTerafab’s Single Roof: Why Packaging, Not Lithography, Decides High Volume
By Shaurya Seth
Terafab is one of the most ambitious projects of the decade: $16.8 billion for phase one and up to $119 billion across four phases. A research fab in Austin iterates on process recipes, transistor designs, and packaging variants at a few thousand wafers per month. A volume fab in Grimes County targets 100,000 wafer… Read More
Design the Right Chip: Why Prototyping Has to Be Easy
Design the right chip. Design the chip right.
Every verification methodology in mainstream use answers the second half of that sentence and assumes the first. Simulation, emulation, formal, constrained-random testbenches, coverage closure — all of them take a specification as given and ask whether the implementation matches… Read More
Why Semiconductor AI Starts with Data, Not Algorithms
The next gains from AI in semiconductors will come less from models and more from making fab and test data reliable, connected and tied to engineering decisions.
By Sriram Nithin Gopal Lanka
Every few months there is a new AI model that can do more and semiconductor manufacturers are under pressure to put them to work. But ask the engineers… Read More
Why AI Security Starts at the Chip Level
Artificial intelligence is becoming part of the infrastructure that powers healthcare, transportation, finance, manufacturing, and everyday digital services. As these systems grow more capable, they also process more sensitive information and depend on increasingly complex hardware. The Synopsys white paper, “Securing… Read More
CTO Interview with Sirish Munipalli of Moores Lab AI
Sirish Munipalli is Co-Founder and CTO of Moores Lab AI, where he leads the development of agentic AI for chip design verification, including SpecAgent(tm), the company’s specification and modeling platform. He has spent about 15 years designing and verifying complex silicon: FPGA prototyping at Intel, post-silicon validation… Read More
What DARPA Taught Me About Building Trust into Silicon
By Sajeed Mohammad
The most memorable slide I ever saw in a chip design review didn’t show a floorplan. It showed a target. The Defense Advanced Research Projects Agency (DARPA) program manager running AISS, Automatic Implementation of Secure Silicon, the program that funded my majority of PhD research, had put a target… Read More
Delivering Silicon Systems Through AI Disruption, Part 1: Writing the Score
Score: the written music for an orchestra, with every section’s part laid out on the same page so they play together. In this article, it’s your designed workflows.
Is AI helping you hit your tape-out date, or putting it at risk? How would you know?
Every Director I talk to is being asked to use AI to deliver faster, or better,… Read More
A Migration Feasibility Study Can Turn an Uncertain Re-Design into a Measurable Engineering Project
Moving semiconductor IP to a new process technology is often treated as a redesign problem. For analog and mixed-signal designs, however, starting again from the schematic can overlook an asset: the engineering knowledge embedded in the existing physical layout.
Device sizing, matching, symmetry, routing, shielding, placement,… Read More
Interview with Eric Hong, VP of Engineering at Mixel, a Silvaco Company
Eric Hong is Vice President of Engineering at Mixel, a Silvaco company, where he leads the development of analog and mixed-signal IP, including high-speed PHY and SerDes solutions. Prior to Mixel, he held engineering leadership and technical roles at Nvidia, eSilicon, Samsung Electro-Mechanics, and Intel, leading the development… Read More


Rethinking Phase Jitter: An Algorithmic Approach to Signal Integrity