PCIe Webinar Banner

Physical Design Engineer

Physical Design Engineer
by Admin on 04-08-2020 at 1:32 pm

  • Full Time
  • Cary

Website Cadence

As a member of the Silicon Engineering Team, the Physical Design Engineer contributes to the implementation of advanced node SoC designs from netlist to tape out.

Skills include floorplanning, clock design, place and route, static timing analysis, and physical verification.

Minimum 5 years experience with Cadence Digital Implementation tools or equivalent (Innovus, Tempus, Voltus, Pegasus).

Project leadership experience a plus.

Minimum BSEE, MSEE preferred.

Apply for job

To view the job application please visit cadence.wd1.myworkdayjobs.com.

Share this post via: