image ad mdx hip webinar automating integration workflow 800x100 (1)

Analog Design Methodology Engineer

Analog Design Methodology Engineer
by Admin on 05-10-2024 at 1:40 pm

Website Synopsys

Our Solution IP Methodology group is ramping up high-performance computing (HPC) demand, therefore we are looking for an enthusiastic engineer to join our Analog & Mixed-Signal Circuit Design & Methodology team. You will be working with an immensely creative cross functional team of analog and mixed signal circuit designers from a wide variety of backgrounds on design and methodology which are based in locations across the world.

As part of the work in our team you be able to participate in a wide range of tasks related to methodology and analog design, including:

  • Development of new analog design methodologies and flows to be used in Synopsys IP Group
  • Collaborating in initiatives between Synopsys IP and EDA Groups on specifying, developing and testing of new cutting-edge Synopsys Tools to improve analog design efficiency both internally and for Synopsys EDA tool clients, including Synopsys AI Tools
  • Explore and help define methodologies for new analog design approach with Synopsys AI tools
  • Activities related to automation and efficiency which are carried out in close collaboration with various analog design groups across the entire IP Group

Minimum Skill Requirements:

  • Bachelor’s degree in Electrical & Computer Engineering and minimum of 2 years of experience or a Master’s Degree in Electrical & Computer Engineering or a similar field
  • Basic knowledge of analog mixed-signal transistor-level circuits
  • Basic Unix User level Knowledge
  • Basic programming skills (C, C++)
  • Responsible and meticulous on all tasks and projects
  • Good English writing skills and information organizing/summarizing skills

Preferred Qualifications:

  • Master’s or PhD’s degree in Electrical Engineering, Computer Engineering, Computer Science, or similar technical field
  • Basic knowledge of analog mixed-signal transistor-level circuit, layout, simulation, and verification flows
  • Experience with Python
  • Experience with Cadence Virtuoso or Synopsys Custom Compiler, including the GUI based analog design environments included in these tools
  • Experience with SPICE notation and simulation

Synopsys technology is at the heart of innovations that are changing the way we live and work. The Internet of Things. Autonomous cars. Wearables. Smart medical devices. Secure financial services. AI, Machine learning and computer vision. These breakthroughs are ushering in the era of Smart, Secure Everything―where devices are getting smarter, everything’s connected, and everything must be secure.

Powering this new era of technology are advanced silicon chips, which are made even smarter by the remarkable software that drives them. Synopsys is at the forefront of Smart, Secure Everything with the world’s most advanced tools for silicon chip design, verification, IP integration, and application security testing. Our technology helps customers innovate from Silicon to Software, so they can deliver Smart, Secure Everything.

The Synopsys IP portfolio includes logic libraries, embedded memories, analog IP, wired and wireless interface IP, security IP, embedded processors, and subsystems. To accelerate IP integration, software development, and silicon bring-up, Synopsys’ IP Accelerated initiative provides architecture design expertise, pre-verified and customizable IP subsystems, hardening, signal/power integrity analysis, and IP prototyping kits. Synopsys’ extensive investment in IP quality, comprehensive technical support, and robust IP development methodology enables designers to reduce integration risk and accelerate time-to-market.

Inclusion and Diversity are important to us. Synopsys considers all applicants for employment without regard to race, color, religion, national origin, gender, sexual orientation, gender identity, age, military veteran status, or disability.

Apply for job

To view the job application please visit

Share this post via: