Power-Efficient RISC-V, DSP and NPU IP for Your Diverse SoC Processing Needs As electronic systems continue to become more complex and integrate greater functionality, SoC developers are faced with the …
Connecting the Synopsys User Community Since 1991, the Synopsys Users Group (SNUG) has represented a global design community focused on innovating from Silicon to Systems. Today, as the electronics industry’s largest user conference, SNUG brings together over 12,000 Synopsys tool and technology users across North America, Europe, Asia, and Japan. In addition to peer-reviewed technical …
Wednesday, September 18, 2024 | 10 a.m. PDT Migrating analog designs across process nodes can be a complex and time-consuming challenge. In this webinar, Credo will share its experience using Synopsys ASO.ai, part of the Synopsys.ai™ EDA suite, to streamline and accelerate the design migration of analog circuits. With its automated schematic migration feature, Synopsys …
Continue reading "Webinar: How to Migrate an Analog Design Like a Pro"
Abstract: A successful multi-die design begins at the architecture exploration level. However, the architecture challenges are exacerbated for multi-die designs as performance and power need to be optimized across multiple heterogeneous and homogeneous dies. Disaggregating IPs based on workload demands, selecting the right interface, and accurately predicting power and performance indicators are among some of …
Virtual Event Oct 1st, 2024 | 8:00 AM PDT Oct 2nd, 2024 | 8:00 AM GMT+8 Memory Users Conference Advancements in memory technology are fueling rapid growth in big data applications across AI, 5G, Automotive, and HPC. These demanding applications create many challenges for memory designers. Some long-standing challenges are exacerbated, while the latest technology …
