Webinar: Avestra – Assertion Driven Silicon Success

COMPANY EMAIL REQUIRED FOR REGISTRATION.

Studies show that nearly 20% of the verification cycle is spent on assertion generation, debugging, and methodology integration — work that remains largely manual today or is delegated to general-purpose LLMs that hallucinate more than 30% of the time and produce incorrect assertions.

WHAT WE WILL COVER

• Live demonstration of Avestra Studio generating assertions and coverage on a real design
• How the 14-agent pipeline analyzes Spec and RTL, flags inconsistencies, suggests fixes before simulation, and generates a tape-out-ready, production-grade assertion and coverage suite, as well as a comprehensive SystemVerilog testbench driven by an SVA cover.
• How Avestra’s proprietary RAG database — built on 22 US patents and 3 SystemVerilog Assertion textbooks — grounds generation and keeps hallucination under 1%
• How Avestra achieves in minutes what takes days of manual effort for assertion generation.

WHO SHOULD ATTEND

• Design and Verification engineers and managers responsible for assertion development and SVA coverage looking to close the loop between Spec, RTL, and verification earlier in the cycle
• SoC/IP verification leads evaluating AI-native tooling for their flows
• VPs of Engineering and Silicon leaders tracking DV cycle time and engineering ROI

SPEAKER

Ashok Mehta, an SVA domain expert and architect of Avestra, will lead a live demonstration of a real-world design and answer questions about how customers deploy, evaluate, and scale Avestra within their verification flows. Ashok holds 22 granted US patents in design and verification and has authored widely used books on SystemVerilog, Assertions, and Functional Coverage.

*This Webinar is in partnership with SemiWiki and Tuple Technologies*

REGISTER HERE