hip webinar automating integration workflow 800x100 (1)
WP_Term Object
(
    [term_id] => 14433
    [name] => X-Subscriber
    [slug] => x-subscriber
    [term_group] => 0
    [term_taxonomy_id] => 14433
    [taxonomy] => category
    [description] => 
    [parent] => 0
    [count] => 0
    [filter] => raw
    [cat_ID] => 14433
    [category_count] => 0
    [category_description] => 
    [cat_name] => X-Subscriber
    [category_nicename] => x-subscriber
    [category_parent] => 0
    [is_post] => 
)

Why I’m Lowering Semiconductor Equipment Revenue Growth to -6.9% in 2020

Why I’m Lowering Semiconductor Equipment Revenue Growth to -6.9% in 2020
by Robert Castellano on 04-09-2020 at 10:00 am

Applied Materials Lam lower C2

Because of significant $4 billion in equipment pull-ins in Q4 from sales in Asia, I was reducing my semiconductor wafer front-end (WFE) equipment revenue growth from an earlier +5% to 0% in 2020. Now, based on CORVID-19, I am further reducing revenue growth to -6.9%.

Chart 1 also shows the cyclical nature of semiconductors and semiconductor… Read More


Hyper-Scaling Of Data Centers – Environmental Impact Of The Carbon ‘Cloud’

Hyper-Scaling Of Data Centers – Environmental Impact Of The Carbon ‘Cloud’
by Stephen Crosher on 03-19-2020 at 10:00 am

Stephen Crosher Moortec CEO Square High Res

It is predicted that by 2030 energy consumption attributable to data centers will make up a staggering 8% of the world’s total usage!

As we move in to 2020 it’s clear that every sector of industry, including the semiconductor industry, will have a responsibility to address growing environmental concerns. We should be aware that… Read More


Why IP Designers Don’t Like Surprises!

Why IP Designers Don’t Like Surprises!
by Daniel Nenni on 03-13-2020 at 6:00 am

IPDelta SemiWiki

If it’s your job to get a SoC design through synthesis, timing/power closure and final verification, the last thing you need are surprises in new versions of the IP blocks that are integrated into the design. If your IP supplier sends a new version, the best possible scenario is that this is only a small incremental change from… Read More


Talking Sense With Moortec – The Future Of Embedded Monitoring Part 2

Talking Sense With Moortec – The Future Of Embedded Monitoring Part 2
by Stephen Crosher on 02-28-2020 at 10:00 am

Stephen Crosher Moortec CEO Square High Res

The rate of product development is facing very real challenges as the pace of silicon technology evolution begins to slow. Today, we are squeezing the most out of transistor physics, which is essentially derived from 60-year-old CMOS technology. To maintain the pace of Moore’s law, it is predicted that in 2030 we will need transistors… Read More


KLA Blows Away Competition in the Semiconductor Metrology/Inspection Market

KLA Blows Away Competition in the Semiconductor Metrology/Inspection Market
by Robert Castellano on 02-18-2020 at 10:00 am

KLA Blows Away CompetitionC1

KLA saw its share of the semiconductor metrology/inspection market increase from 52% in 2018 to 56% in 2019.

As a background, KLA manufactures and sells equipment used to monitor many of the 400 to 600 processing steps in the manufacturing of semiconductors, starting with a bare wafer, such as silicon, to a completed device. The… Read More


The Future Of Embedded Monitoring – February 2020

The Future Of Embedded Monitoring – February 2020
by Stephen Crosher on 02-14-2020 at 10:00 am

Stephen Crosher SemiWiki

Shall I compare thee to a…Rolls Royce jet engine?

‘There is a new era dawning whereby deeply embedded sensing within all technology will bring about great benefit for the reliability and performance of semiconductor-based products.’  These were my words during a presentation to an industry audience in China back in SeptemberRead More


Design Technology CoOptimization at SPIE 2020

Design Technology CoOptimization at SPIE 2020
by Daniel Nenni on 02-14-2020 at 6:00 am

DTCO Fig1 SPIE2020 Semiwiki

SLiC Library tool dramatically accelerates DTCO for 3nm and beyond

In advanced technology nodes below 10nm, Design and Process Technology development have become increasingly intertwined. In older nodes the traditional technology roll-out was done mostly in a sequential manner with clear geometry scaling targets set by … Read More


Webinar on coping with the complexities of 3D NAND design

Webinar on coping with the complexities of 3D NAND design
by Tom Simon on 12-03-2019 at 10:00 am

In order to beat Moore’s Law NAND Flash memories have moved from a planar topology to 3D construction. This allows for increased memory sized in much the same way a multistory building provides more building square footage on the same size building lot. Just like in building construction, adding a third dimension to the mix increases… Read More


ASML Will Take Semiconductor Equipment Lead from Applied Materials in 2019

ASML Will Take Semiconductor Equipment Lead from Applied Materials in 2019
by Robert Castellano on 12-02-2019 at 10:00 am

For the first time since 1990, Applied Materials is poised to lose its lead in the semiconductor equipment market, according to my recently published report “The Global Semiconductor Equipment: Markets, Market Shares, Market Forecasts.

Applied Materials, which has been losing market share in the wafer front end (WFE) equipment… Read More


Webinar – IP for securing automotive systems

Webinar – IP for securing automotive systems
by Tom Simon on 11-19-2019 at 10:00 am

Modern cars have about as much in common with their predecessors as modern cell phones have in common with dial up land-line phones. Cars now are loaded with a bevy of electronics, some of which serve the convenience of the driver and others are essential for vehicle operation and occupant safety. With the introduction of sophisticated… Read More