Synopsys IP Designs Edge AI 800x100
WP_Term Object
(
    [term_id] => 157
    [name] => EDA
    [slug] => eda
    [term_group] => 0
    [term_taxonomy_id] => 157
    [taxonomy] => category
    [description] => Electronic Design Automation
    [parent] => 0
    [count] => 4282
    [filter] => raw
    [cat_ID] => 157
    [category_count] => 4282
    [category_description] => Electronic Design Automation
    [cat_name] => EDA
    [category_nicename] => eda
    [category_parent] => 0
    [is_post] => 
)
EDA

Electronic Design Automation

Posted on

Xtensa core in Qualcomm low-power Wi-Fi

Xtensa core in Qualcomm low-power Wi-Fi
by Don Dingee on 08-31-2015 at 4:00 pm
Categories: Cadence, IoT, IP

Wi-Fi has this reputation as being a power hog. It takes a relatively big processor to run at full throughput. It is always transmitting all over the place, and it isn’t very efficient at doing it. Most of those preconceived notions arose from older chips targeting the primary use case for Wi-Fi in enterprise and residential environments.… Read More

Posted on

Optimizing SRAM IP for Yield and Reliability

Optimizing SRAM IP for Yield and Reliability
by Daniel Payne on 08-31-2015 at 12:00 pm
Categories: EDA, MunEDA

My IC design career started out with DRAM at Intel, and included SRAM embedded in GPUs, so I recall some common questions that face memory IP designers even today, like:

  • Does reading a bit flip the stored data?
  • Can I write both 0 and 1 into every cell?
  • Will read access times be met?
  • While lowering the supply voltage does the cell data retain?
… Read More
Posted on

Michael Sanie Plays the Synopsys Verification Variations

Michael Sanie Plays the Synopsys Verification Variations
by Paul McLellan on 08-31-2015 at 7:00 am
Categories: EDA, Synopsys

I met Michael Sanie last week. He is in charge of verification marketing at Synopsys. I know him well since he worked for me at both VLSI Technology and Cadence. In fact his first job out of college was to take over support of VLSIextract (our circuit extractor), which I had written. But we are getting ahead.

Michael was born in Iran and… Read More

Posted on

Simulating to a fault in automotive and more

Simulating to a fault in automotive and more
by Don Dingee on 08-30-2015 at 12:00 pm
Categories: Automotive, EDA, Synopsys

We’re putting the finishing touches on Chapter 9 of our upcoming book on ARM processors in mobile, this chapter looking at the evolution of Qualcomm. One of the things that made Qualcomm go was their innovative use of digital simulation. First, simulation proved out the Viterbi decoder (which Viterbi wasn’t convinced had a lot … Read More

Posted on

4 Design Tips for AVB in Car Infotainment

4 Design Tips for AVB in Car Infotainment
by Majeed Ahmad on 08-30-2015 at 7:00 am
Categories: EDA, IoT

Audio Video Bridging (AVB) is a well-established standard for in-car infotainment, and there is a significant amount of activity for specifying and developing AVB solutions in vehicles. The primary use case for AVB is interconnecting all devices in a vehicle’s infotainment system. That includes the head unit, rear-seat entertainment… Read More

Posted on

Why You Really Need Chip-Package Co-analysis

Why You Really Need Chip-Package Co-analysis
by Daniel Payne on 08-28-2015 at 12:00 pm
Categories: Ansys, Inc., EDA

There’s only one software company that I know of that covers four major disciplines: Fluids, Structures, Electronics and Systems. That company is ANSYS and when they acquired Apache Design Automation back in 2011 they filled out their products for electronics design, and more specifically in the area of integrated chip-package… Read More

Posted on

Moore’s law observations and the analysis for year 2019.

Moore’s law observations and the analysis for year 2019.
by Vaibbhav Taraate on 08-27-2015 at 4:00 pm
Categories: EDA, Foundries

As semiconductor professionals we all are familiar with Moore’s law. Respected Gordon Moore during year 1965-1975 observed and stated that, number of transistors in dense Integrated Circuit has doubled for approximately two years. In the present scenario, if we consider the complexity of Integrated Circuit and if we… Read More

Posted on

GaN Technology — Contributing to Medicine in No Small Way

GaN Technology — Contributing to Medicine in No Small Way
by Alex Lidow on 08-26-2015 at 12:00 pm
Categories: EDA

In past posts, the disruptive nature of gallium nitride (#GaN) semiconductor technology, especially eGaN® FETs, was discussed…now with significantly higher performance at an equivalent cost, the inevitability of GaN displacing the aging power MOSFET is becoming clearer.

This post highlights a specific end-use application… Read More

Posted on

A Security Idea for EDA / Embedded Design

A Security Idea for EDA / Embedded Design
by Bernard Murphy on 08-25-2015 at 4:00 pm
Categories: EDA

I’m on a mission to find novel ideas for EDA / embedded design tools. One I have been discussing on and off with a DARPA friend for at least a couple of years is how to grade the security of a hardware design or, more comprehensively, the security of an embedded system including hardware and the software running on the hardware.

This feels… Read More

Posted on

Test Driving Analog/Mixed Signal Design for the Internet of Things

Test Driving Analog/Mixed Signal Design for the Internet of Things
by Beth Martin on 08-25-2015 at 12:00 pm
Categories: EDA, Siemens EDA

The Internet of Things (IoT) is creating urgent demand for a new generation of analog/mixed-signal (AMS) designs, some of which also contain MEMs. To efficiently create the myriad of AMS devices at the edge of the IoT requires a design environment that is affordable and easy to use, but powerful enough to create the widely diverse… Read More