A Complementary FET (CFET) vertically stacks the n-FET and p-FET of a CMOS pair on top of each other (often as stacked nanosheets), collapsing the lateral n–p spacing in today’s standard cells. By “folding” CMOS into the vertical dimension, CFET targets major area and routing wins at future logic nodes while preserving strong … Read More