Semiconductor IP Forecast 2014 – 2020

Semiconductor IP Forecast 2014 – 2020
by Daniel Nenni on 11-01-2014 at 10:00 pm

Given that the majority of my 30+ years in Silicon Valley has revolved around semiconductor IP it should be of no surprise that IP is a big part of SemiWiki and our first book “Fabless: The Transformation of the Semiconductor Industry”. That is also why one of my first round blogger draft choices was IP expert Dr. Eric Esteve. Eric has… Read More


Effective Bug Tracking with IP Sub-systems

Effective Bug Tracking with IP Sub-systems
by Daniel Payne on 10-31-2014 at 7:00 am

Designing an SoC sounds way more exciting than bug tracking, but let’s face it – any bug has the potential to make your silicon fail, so we need to take a serious look at the approaches to bug tracking. When using an IP or an IP subsystem in a design, the SoC integrators require some critical knowledge about this IP. The actual… Read More


IP and Design Management Done Right

IP and Design Management Done Right
by Daniel Payne on 09-30-2014 at 4:30 pm

At DACin San Francisco this past June I was able to visit and blog about two dozen EDA companies, however there were so many more products and events to see that I couldn’t possibly have enough time to enjoy them all. Fortunately for me there were plenty of videos made of vendor presentations, so this week I got caught up a bit by… Read More


Synopsys Earnings

Synopsys Earnings
by Paul McLellan on 08-21-2014 at 12:00 pm

The perfect quarterly results are to slightly beat the consensus for earnings and profit, and not say anything negative about guidance for the upcoming quarter. Synopsys delivered all that with their latest quarter yesterday. Revenue was $521M versus $483M last year, giving solid growth of over 8%. Non-GAAP earnings per share… Read More


A Win-Win Royalty Deal Structure in IP Business

A Win-Win Royalty Deal Structure in IP Business
by barun on 07-27-2014 at 8:00 pm

Royalty is a critical component in any IP deal. SoC companies want IP companies to share the risk of success (or failure) of their SoC and to enable that they want IP vendors to accept a substantial part of their payment to be paid as royalty. But the customers are also not very interested to shell out huge money to IP companies if the SoC… Read More


Andes Plays an ACE

Andes Plays an ACE
by Paul McLellan on 07-16-2014 at 9:01 am

There is a perception that ARM is the only microprocessor game in town due to their strong position in many markets, especially mobile. In areas where the instruction set shows through, then this is probably true. There is no rush to build smartphones where the application processor is something else. But even in a phone there are… Read More


EDA Mergers & Acquisitions Wiki Now Includes IP

EDA Mergers & Acquisitions Wiki Now Includes IP
by Ian Getreu on 07-10-2014 at 4:00 pm

When I started collecting my list of EDA mergers and acquisitions about 30 years ago, my objective was simply to determine the number of logos each EDA company owns. For that reason, I collected all the fish-eat-fish-eat-fish…. mergers and acquisitions, going way back to the very early days of EDA (even before it was called EDA).… Read More


ARC EM DSP supports Always-on Devices

ARC EM DSP supports Always-on Devices
by Eric Esteve on 06-22-2014 at 3:01 am

The ARC EM family is the low-power, embedded and low footprint processor part of the larger ARC processor. To target the ultra low-power markets like wearable and IoT, Synopsys has added DSP capabilities to EM5D and EM7D. To be specific, these cores are optimized for ultra low-power control and DSP, thanks to:

  • Energy-efficient
Read More

Kurt Shuler: Arteris Presentation at EDPS 2014

Kurt Shuler: Arteris Presentation at EDPS 2014
by Daniel Nenni on 04-30-2014 at 9:00 am

The Electronic Design Process Symposium is an annual workshop run by the IEEE Computer Society of Silicon Valley and the IEEE Council on Electronic Design Automation. I presented there because it’s devoid of product marketing pitches, and is two days of discussion on technical and process issues in SoC design. My slides are here:… Read More


Webinar: Making Design Reuse Work

Webinar: Making Design Reuse Work
by Daniel Nenni on 04-26-2014 at 9:00 pm

Please join me for an IP conversation in collaboration with ClioSoft on Wednesday, April 30th, 2014 @ 11:00 AM PST. At the EDPS Workshop IP day there were two interesting presentations on IP reuse. The first one was by Warren Savage of IPextreme: Top Ten Reasons Why Internal IP Reuse Fails. The second was by Ranjit Adhikary of ClioSoft:… Read More