Why Advanced Chip Packaging Is Becoming a Design Problem

Why Advanced Chip Packaging Is Becoming a Design Problem
by Daniel Nenni on 09-29-2026 at 2:00 pm

Why Advanced Chip Packaging Is Becoming a Design Problem

As chipmakers put more computing power into a single system, the challenge extends beyond making individual chips faster. They must connect multiple chips, memory stacks, power supplies, and sometimes optical components in a compact package. In the2026 TSMC OIP Forum talk “Addressing Inter-Die Complexity for 3D Multi-Die… Read More


CEO Interview with Vivek Raghuraman of Mixx Technologies

CEO Interview with Vivek Raghuraman of Mixx Technologies
by Daniel Nenni on 09-27-2026 at 10:00 am

Optical Connectivity at AI Scale

Vivek Raghuraman is co-founder and CEO of Mixx Technologies. At Intel, he led the first integrated silicon photonics transceiver to commercial release. At Broadcom, Raghuraman took two commercial generations of co-packaged optics through hyperscaler qualification in Meta’s environment. In 2023, together with Rebecca … Read More


CEO Interview with Sunghyun Park of Rebellions

CEO Interview with Sunghyun Park of Rebellions
by Daniel Nenni on 09-25-2026 at 6:00 am

AI transformation from potential to impact

Dr. Sunghyun Park earned his B.S. from KAIST and his Ph.D. from MIT’s CSAIL (Computer Science and Artificial Intelligence Laboratory). He built his career across Intel, Samsung Research, and SpaceX as a semiconductor design engineer, before serving as Vice President at Morgan Stanley in New York — a rare combination of… Read More


Analog Bits Targets the Power Challenge at the Heart of Next-Generation Chips

Analog Bits Targets the Power Challenge at the Heart of Next-Generation Chips
by Daniel Nenni on 09-21-2026 at 6:00 am

Analog Bits Targets the Power Challenge at the Heart of Next Generation Chips

Analog Bits is expanding its role in advanced semiconductor design with new intellectual property aimed at one of the industry’s most difficult problems: delivering, monitoring, and managing power inside increasingly complex chips.

The company announced that its IP will be included in an upcoming customer test-chip tapeout… Read More


NVIDIA Vera: Rebuilding the CPU for Agentic AI

NVIDIA Vera: Rebuilding the CPU for Agentic AI
by Admin on 09-08-2026 at 10:00 am

No Agent Left Waiting

Source: Jonathon Evans and Polychronis Xekalakis, “NVIDIA Vera CPU,” Hot Chips 2026. Performance figures are NVIDIA claims, and several results were based on preproduction or unofficial testing.

NVIDIA’s Vera CPU is a server processor designed specifically for agentic AI, where language models repeatedly observe, reason,… Read More


Optimizing for Thermoelastic in Package and PCB Design from the Outset

Optimizing for Thermoelastic in Package and PCB Design from the Outset
by Bernard Murphy on 08-25-2026 at 6:00 am

Vinci image

Signoff-quality design tools are mandatory for signoff, though not so good for early design exploration. Signoff demands high accuracy in design description and high precision in analysis. The first requirement can’t be met early in design where architecture decisions are still in flux, and the second depends on very detailed… Read More


Webinar: Advanced Packaging at Scale: Power, Performance, and Reliability in the Chiplet Era

Webinar: Advanced Packaging at Scale: Power, Performance, and Reliability in the Chiplet Era
by Admin on 08-17-2026 at 3:54 pm

How Will You Manage Power, Performance, and Reliability in the Chiplet Era?

Chiplet-based architectures, 2.5D integration, and system-in-package (SiP) designs are unlocking new levels of performance, scalability, and design flexibility. But moving beyond the monolithic SoC also introduces complex interactions among… Read More


Intel Foundry and the DAC2026 Ecosystem

Intel Foundry and the DAC2026 Ecosystem
by Daniel Nenni on 08-07-2026 at 6:00 am

Intel Foundry DAC2026

The Design Automation Conference in Long Beach was a pleasant surprise. It drew strong attendance from leading companies across the semiconductor ecosystem, along with an impressive number of newcomers. AI-focused EDA companies came out in force—and delivered.

Intel Foundry also made its presence felt, reminding everyone… Read More


Imec Unlocks System-Level III-V Chiplet Integration on Si-CMOS with Advanced 300mm RF Silicon Interposer Platform

Imec Unlocks System-Level III-V Chiplet Integration on Si-CMOS with Advanced 300mm RF Silicon Interposer Platform
by Daniel Nenni on 08-05-2026 at 6:00 am

Imec Unlocks System Level III V Chiplet Integration on Si CMOS

As wireless communication systems evolve toward 6G, satellite connectivity, advanced radar, and high-performance sensing applications, the integration of heterogeneous semiconductor technologies has become a critical challenge. Silicon CMOS remains the dominant platform for digital processing and system control,… Read More