IC Mask SemiWiki Webinar Banner

Senior Yield Enhancement Engineer

Senior Yield Enhancement Engineer
by Admin on 09-30-2024 at 5:20 am

Website Pragmatic

Overview

  • This role is responsible for general Yield Enhancement and maintaining product quality at our Durham 300mm semiconductor manufacturing facility.
  • The ideal candidate will have a strong background in semiconductor device physics, manufacturing processes, and advanced yield data analysis techniques.
  • Working closely with cross-functional teams—including Process Development, Integration, Defectivity, WAT, ATE CP Testing, and Quality—they will identify and resolve yield issues, optimize production processes, implement corrective actions, drive continuous improvements, and ultimately maximize overall yields.

Key tasks

  • Perform comprehensive yield analysis using statistical tools and data mining techniques to conduct fab D0 model study and correlation analysis between fab inline process data, WAT, and function tests.
  • Identify root causes of yield excursions and implement corrective actions.
  • Work closely with cross-functional engineering teams to optimise manufacturing processes, aiming to improve overall yield performance.
  • Maintain consistently high yields on baseline products while enhancing the yield of NPI products.
  • Analyse large datasets to detect trends, correlations, and potential opportunities for yield enhancement.
  • Regularly prepare reports on yield performance and track progress towards set goals.
  • Initiate and coordinate low-yield lot/wafer failure analysis with relevant teams to identify the root causes of device failures or yield issues, and implement corrective measures.
  • Participate in Change Review Boards (CRB) for yield improvement and lead change management efforts to implement enhancement initiatives.
  • Promote a culture of continuous improvement by identifying and applying innovative solutions to boost yield performance and product quality.
  • Collaborate with Design and Test teams to optimize IC design and testing methodologies based on ATE test yield response analysis.

Qualifications and training

  • Bachelor’s degree in Physics, Electronics, Microelectronics, Semiconductor, or related field

Skills and experience

  • Experience of solid Yield data analysis experience in semiconductor high-volume wafer Fab/Foundry, Fabless, ATE Test House, or Chip Assembly plants.
  • Good knowledge of process inline and WAT CP/CPK control methodologies.
  • Solid understanding of semiconductor process and test.
  • Strong data analytical skills with experience in semiconductor software.
  • Excellent interpersonal and communication skills, good ability to work effectively in a cross-functional team environment.
  • Good knowledge of Semiconductor Device Physics.
  • Familiarity with chip qualification standards and procedures.
  • Process development and integration experience is desirable.

Pragmatic is committed to equity, equality, diversity, and inclusion; we strive to welcome everyone and create inclusive teams. We celebrate difference and encourage everyone to be themselves at work. Please let us know if you would like any adjustments to our application and interview process.

Apply for job

To view the job application please visit talent.pragmaticsemi.com.

Share this post via: