CEVA PentaG RAN Banner SemiWiki 782x98 220928 220928 1

Intern-Product Validation

Intern-Product Validation
by Admin on 02-27-2020 at 1:28 pm

Website Cadence

  • Must have strong knowledge in CMOS Circuits , Digital Logic Design
  • Good knowledge in Verilog or VHDL ,C/C++  languages (Knowledge on Verilog-A/Verilog-AMS is a Plus)
  • Strong interest and understanding of design and verification methodologies
  • Exposure to scripting :Perl /shell scripting  or similar languages
  • Self-starter and learner with passion for  getting the job done on time with great quality
  • Excellent verbal and written communications skills
  • Strong problem solving and analytical skills
Apply for job

To view the job application please visit cadence.wd1.myworkdayjobs.com.

Share this post via: