You are currently viewing SemiWiki as a guest which gives you limited access to the site. To view blog comments and experience other SemiWiki features you must be a registered member. Registration is fast, simple, and absolutely free so please, join our community today!
Given that N2 processors will clock higher than this; what kind of SRAM/memory is required for L0/L1 caches on processors to hit 5+ GHz frequencies? (Chart shows 4.2 GHz @ 1.05 volts and 4.5 GHz @ 1.20 volts).
How do we compare the SRAM speed vs previous nodes. TSMC N5 SRAM was shown as 4.1 GHz @ 0.85V in March 2020: (I can't find any public info for N4 or N3) :
Technological leadership has long been key to TSMC’s success and they are following up their leadership development of 5nm with the world’s smallest SRAM cell at 0.021um 2 with circuit design details of their write assist techniques necessary to achieve the full potential of this revolutionary...
That's basically like a half-node increase in clock speed for the same voltage! Will be interesting to see how much TSMC's A16 node closes the gap compared to Intel's 18A node.
It's probably ok to conclude now that if Intel does miss its schedule again, it will be the fault of the board this time. PG will definitely not take the hit.
Are those sizes raw memory cell array or overall area including peripheral circuits (decode/sense/drive/muxing)?
I seem to remember seeing elsewhere that these numbers weren't apples-to-apples, TSMC figure was net (including peripheral) and the others were gross (memory cell only), and that in fact TSMC was considerably higher density, but I could be mistaken...
Are those sizes raw memory cell array or overall area including peripheral circuits (decode/sense/drive/muxing)?
I seem to remember seeing elsewhere that these numbers weren't apples-to-apples, TSMC figure was net (including peripheral) and the others were gross (memory cell only), and that in fact TSMC was considerably higher density, but I could be mistaken...
It's probably ok to conclude now that if Intel does miss its schedule again, it will be the fault of the board this time. PG will definitely not take the hit.
Intel claims 18A is "The earliest available sub-2nm advanced node manufactured in North America, offering a resilient supply alternative for customers." Reading b/w the lines, this seems to suggest that TSMC N2 is also "ready".
Intel claims 18A is "The earliest available sub-2nm advanced node manufactured in North America, offering a resilient supply alternative for customers." Reading b/w the lines, this seems to suggest that TSMC N2 is also "ready".