Array
(
    [content] => 
    [params] => Array
        (
            [0] => /forum/threads/intel-foundry-gathers-customers-and-partners-outlines-priorities-intel-connect-live.22714/page-3
        )

    [addOns] => Array
        (
            [DL6/MLTP] => 13
            [Hampel/TimeZoneDebug] => 1000070
            [SV/ChangePostDate] => 2010200
            [SemiWiki/Newsletter] => 1000010
            [SemiWiki/WPMenu] => 1000010
            [SemiWiki/XPressExtend] => 1000010
            [ThemeHouse/XLink] => 1000970
            [ThemeHouse/XPress] => 1010570
            [XF] => 2021770
            [XFI] => 1050270
        )

    [wordpress] => /var/www/html
)

Intel Foundry Gathers Customers and Partners, Outlines Priorities (Intel Connect Live)

So are they going to consider using Intel Foundry?
Just talking 18A: Microsoft said last year they were signed on to use it. As did Amazon, and according to their website apparently 7 other people signed on (if you also count the USG stuff). Supposedly double-digit adv packaging design wins. Mediatek on i16 for digital TV and WIFI, and a datacenter/edge customer for i3. Apparently Intel is courting the DRAM guys into doing i3 base dies, courting some more i16 customers, and courting a customer who would be interested in co-developing an easier to use i3. Mediatek said today their experience was positive enough to warrant looking into other technologies. BCOM last summer said they were evaluating 18A, and NVIDIA has on multiple occasions in the past expressed interest and said they liked the test chips they had seen (with no process node specified).
"Results may vary." :ROFLMAO:

They talk about enabling direct print, but at the same time the 40-step multipatterning (3 masks) was broadcast widely as well.
What's so funny about that? The exact result is HIGHLY dependent on your process integration choices. To pick two outliers to demonstrate my point. If you choose to have FS only MMP be 40nm, then your FS+BSP vs full BSPDN cost gap will presumably be a lot smaller since the BSPDN "only" process would still be using DUV double patterning for MMP no matter the process. But if you are at 32nm direct print vs 23nm SALELE, yeah that is a night and day difference in cost.

Unless you mean just the way it was said? Because I will give you the way it is posted on there is pretty funny. :)
 
What's so funny about that? The exact result is HIGHLY dependent on your process integration choices. To pick two outliers to demonstrate my point. If you choose to have FS only MMP be 40nm, then your FS+BSP vs full BSPDN cost gap will presumably be a lot smaller since the BSPDN "only" process would still be using DUV double patterning for MMP no matter the process. But if you are at 32nm direct print vs 23nm SALELE, yeah that is a night and day difference in cost.

Unless you mean just the way it was said? Because I will give you the way it is posted on there is pretty funny. :)
Just viewing it as a kind of disclaimer, looked like fine print to me.
 
Back
Top