What is AUTOMOTIVE WORLD? The world's leading exhibition for advanced automotive technologies Visitor Profile Business Categories Automobile Manufacturers Automotive Component Manufacturers etc. Job functions R&D Planning Design Purchase/Procurement Production Testing/Analysis …
Browse the 2025 program; discover all the ways you'll connect with colleagues Join the world’s largest photonics technologies event. Learn the most cutting-edge research in biomedical optics, biophotonics, industrial lasers, …
The Must Attend Event for Chip, Board, and Systems Design Engineers DesignCon is the premier high-speed communications and system design conference and exposition, offering industry-critical engineering education in the heart …
Join us for a new approach to designing lumped-element filters and discover how easy such design can be while achieving the desired accuracy. TIME: January 28, 2025 11 AM EDT …
Joining forces The Pan-European Electronics Design Conference is jointly hosted and organized by FED and IPC – two associations representing more than 3,700 companies from the electronics industry. PEDC in …
Continue reading "Pan-European Electronics Design Conference 2025"
Engineers solve today’s challenges by leveraging simulation, and the Technical University of Madrid (UPM) addresses this need with its Master’s Degree in Numerical Simulation. Developed in collaboration with Ansys, the …
Continue reading "Webinar: Master’s Degree in Numerical Simulation with Ansys"
Development of automotive ICs requires substantial and meticulous effort to ensure their compliance with the ISO 26262 standard. The process involves end-to-end evaluation of a chip’s design, development, and traceability …
Description Join us on January 29th at 12 PM ET for an exclusive panel discussion featuring Principal Engineer Diane Amuso and Sr. Staff Engineer Nicholas Mann. This webinar will dive …
The Spectre Simulation Platform is a solution for accurate analog simulation. Multiple requirements for analog, RF, memory and mixed-signal IC design and verification teams Built-in solvers simplify and speed up …
Continue reading "Webinar: Simulate analog, RF, memory, and mixed-signal ICs more efficiently"
Theme: Mixed Signal Verification Analog mixed signal chips continue to grow in both demand and complexity, and a consistent efficient verification approach remains a key topic for concern. This DVClub will …
Breakthroughs in photonics: network and innovate with leading experts and industrial players Why you should attend CEA-Leti leverages advances in semiconductors to enable far-reaching changes in photonic technologies. Join us …
The design of transcatheter valve replacements is a challenging task as manufacturing, treatment preparation, and deployment of the implant influence its final shape, performance, and fatigue life. While the purely …
Don't miss our upcoming webinar, where we'll explore the importance of safety in automotive design. This session will focus on the customer's high demand for integrated safety flows in verification, …
Continue reading "Webinar: Automotive Safety Implementation with Cadence Solutions"
Don't miss our upcoming webinar, where we'll explore the importance of safety in automotive design. This session will focus on the customer's high demand for integrated safety flows in verification, …
Continue reading "Webinar: Automotive Safety Implementation with Cadence Solutions"
Semiconductor and integrated circuit development continues to proceed at an incredible pace. The industry as a whole has gotten to this point of incredible complexity through the process of countless …
Fresh New Name. Same Great Event. Introducing MD&M West Previously known as Informa Markets Engineering (IME) West, hosting five co-located shows — MD&M West, ATX West, D&M West, Plastec West, …
Join Comer Industries and Asotech in this webinar to see how Ansys simulations optimize gearbox durability and performance. DATE / TIME: February 4, 2025 10 AM EST / 4 PM …
Continue reading "Mastering Gearbox Durability: Advanced Simulation Techniques with Ansys"
Package reliability and qualification continue to evolve with the electronics industry. New electronics applications require new approaches to reliability and qualification. In the past, reliability meant discovering, characterizing and modeling …
Historically, PCB power distribution networks (PDNs) have been designed based on rules of thumb, such as “put a 0.1uF decoupling cap down for every power pin on the device”. These …
Continue reading "Webinar: Integrate Analysis into PCB Design with Sigrity X Aurora"
About this event Modern devices' growing complexity and the semiconductor industry's domain-specific nature have made intellectual property (IP) management essential. This webinar explores how Allegro Microsystems, a global leader in …
Creating custom blocks in Virtuoso using today's advanced technology nodes becomes even more complex due to the vast number of design rules. Invoking a typical GUI to launch multiple DRC …
Continue reading "Webinar: Using iPegasus DRC/Fill in Virtuoso Studio to improve productivity"
About this event Thank you to our sponsors, Synopsys and Cadence The Trends in System Design event, hosted by DESN in Reading on February 6th, will be open to both …
Continue reading "Webinar: Trends in Semiconductor System Design"
Cutting Edge Advancements in 5G and 6G Technology Join us for a complimentary seminar and networking event on the latest advanced 5G and 6G technology! Our experts will provide updates …
Integrated Circuit packaging has always been integral to IC performance and functionality. An IC package serves many purposes: 1) pitch conversion between the fine features of the IC die and …
Why You Should Attend Optimizing power is no longer optional—it's critical for advanced designs. This seminar will provide cutting-edge insights and practical methodologies to: Design efficient, low-power architectures Accurately analyze …
Continue reading "Seminar: Empowering Electronics from Package to System Integration – Austin"
Parasitic extraction is a crucial step during the design implementation and signoff phase. Accurate reporting of parasitic Rs and Cs in a layout has always been a challenge as DSPF …
