WP_Term Object
(
    [term_id] => 159
    [name] => Mentor, a Siemens Business
    [slug] => mentor-graphics
    [term_group] => 0
    [term_taxonomy_id] => 159
    [taxonomy] => category
    [description] => 
    [parent] => 157
    [count] => 492
    [filter] => raw
    [cat_ID] => 159
    [category_count] => 492
    [category_description] => 
    [cat_name] => Mentor, a Siemens Business
    [category_nicename] => mentor-graphics
    [category_parent] => 157
    [is_post] => 1
)

Reducing the Need for Guardbanding Flash ADC Designs

Reducing the Need for Guardbanding Flash ADC Designs
by SStalnaker on 11-22-2011 at 7:59 pm

Flash analog-to-digital converters (ADCs) are commonly used in high-frequency applications such as satellite communications, sampling oscilloscopes, and radar detection. Flash ADC is preferred over other ADC architectures because it is extremely fast and quite simple. However, flash ADC typically requires twice as many converters per bit for higher accuracy requirements, which increases the size of the chip (and likewise the cost).

Not surprisingly, at small process nodes, the influence of parasitic elements on these sensitive mixed-signal designs is growing, due to the increasing interactions between devices and interconnects that are in close proximity. Circuits are highly sensitive to these parasitic effects, so accurate parasitic extraction is critical for first silicon success.

Constraints used to lay out a flash ADC are also extremely important, because differential pairs must have symmetrical layouts, identical capacitors must have equal values, and resistors must be matched. For example, if one resistor must be over-etched because of process variation sensitivity, all of the resistors must be over-etched in the same way to ensure that the taps off the resistor ladder are still the correct voltage value. Several guidelines can help improve layout matching.

Designing flash ADCs requires careful tradeoffs between speed, accuracy, and power. Highly accurate parasitic extraction ensures that parasitics will not cause the ADC to behave incorrectly, and that the ADC will still meet all of the design specifications.

New 3D parasitic extraction technology applied to a flash ADC circuit design reduces the need for extra guardbanding, while ensuring the circuitry will work according to the specifications when manufactured.

You can download the complete “Reducing the Need for Guardbanding a Flash ADC Design” whitepaper HERE.

About the Author:
Karen Chow is the Technical Marketing Engineer for Calibre xRC and Calibre xACT 3D at Mentor Graphics in Wilsonville, OR. She has worked on both sides of the EDA industry, designing analog ICs and supporting EDA tool development. Karen has her BSc in electrical engineering from the University of Calgary, and her MBA from Marylhurst University. In her spare time, she enjoys playing music in bands, designing clothing and handbags, and quilting.

var _gaq = _gaq || [];
_gaq.push([‘_setAccount’, ‘UA-26895602-2’]);
_gaq.push([‘_trackPageview’]);

(function() {
var ga = document.createElement(‘script’); ga.type = ‘text/javascript’; ga.async = true;
ga.src = (‘https:’ == document.location.protocol ? ‘https://ssl’ : ‘http://www’) + ‘.google-analytics.com/ga.js’;
var s = document.getElementsByTagName(‘script’)[0]; s.parentNode.insertBefore(ga, s);
})();


0 Replies to “Reducing the Need for Guardbanding Flash ADC Designs”

You must register or log in to view/post comments.