WP_Term Object
(
    [term_id] => 101
    [name] => Empyrean
    [slug] => empyrean
    [term_group] => 0
    [term_taxonomy_id] => 101
    [taxonomy] => category
    [description] => 
    [parent] => 157
    [count] => 19
    [filter] => raw
    [cat_ID] => 101
    [category_count] => 19
    [category_description] => 
    [cat_name] => Empyrean
    [category_nicename] => empyrean
    [category_parent] => 157
)
            
Empyrean Logo SemiWiki
WP_Term Object
(
    [term_id] => 101
    [name] => Empyrean
    [slug] => empyrean
    [term_group] => 0
    [term_taxonomy_id] => 101
    [taxonomy] => category
    [description] => 
    [parent] => 157
    [count] => 19
    [filter] => raw
    [cat_ID] => 101
    [category_count] => 19
    [category_description] => 
    [cat_name] => Empyrean
    [category_nicename] => empyrean
    [category_parent] => 157
)

Empyrean at the 2024 Design Automation Conference

Empyrean at the 2024 Design Automation Conference
by Daniel Nenni on 06-20-2024 at 8:00 pm

DAC 2024 Banner
Empyrean Technologies is excited to introduce our comprehensive and highly productive Custom IC design solutions at DAC 2024. Our suite of tools is fully integrated within a design environment tailored for AMS (Analog/Mixed-Signal) designs, covering every step from initial design specification to tape-out. These tools support advanced nodes like 5nm and 3nm and are widely adopted by major semiconductor companies.
Comprehensive Custom IC and PMIC Design Solutions
Key Features:
Seamless Integration: Integrates smoothly with the SPICE simulator ALPS suite, physical verification tool Argus, transistor-level dynamic Electromigration and IR drop (EMIR) analysis tool Patron™, and parasitic extraction tool RCExplorer. This ensures a highly efficient workflow that mitigates risk and boosts productivity.
Comprehensive Reliability Analysis: Our specialized tools provide extensive solutions for EMIR with thermal awareness analysis, ESD/ERC, Monte Carlo, Failure in Time (FIT) calculation, and DSPF-based RC Analysis, enabling early detection of potential design issues.
Fast GPU-Accelerated SPICE Simulator
Empyrean ALPS-GT is a heterogeneous simulation system based on the CPU-GPU platform architecture. Compared to traditional CPU architecture, ALPS-GT offers accelerated processing power and significantly improves performance with GPU Turbo Smart Matrix Solving (SMS-GT) technology. Utilizing the ALPS engine, it provides SPICE accuracy and breaks the bottleneck in large-scale analog and mixed-signal circuit simulation performance, achieving a 10x performance improvement over current CPU-based parallel SPICE for post-layout simulation.
Extraction and Verification Tools
  • Empyrean RCExplorer: Supports transistor-level and standard cell-level post-layout extraction for analog designs. It also supports point-to-point RC analysis and timing delay analysis.
  • Empyrean Argus: A physical verification tool that includes DRC and LVS, helping improve verification quality and efficiency.
PMIC Design Solutions
Empyrean Technologies offers a comprehensive design flow specifically tailored for PMIC (Power Management IC) designs. This suite of tools is fully integrated within a design environment covering every step from initial design specification to tape-out, delivering performance, accuracy, and user-friendliness.
Key Features:
  • Comprehensive Power Device Analysis: Specialized tools for analyzing power devices, including accurate Rds(on) value calculations, ensuring PMIC efficiency and avoiding costly re-spins.
  • Efficient EMIR Analysis: Advanced Electromigration and IR Drop (EMIR) analysis tools provide deep insights into power integrity and noise, optimizing designs for robust performance.
  • Key Network RC Analysis: A fast DSPF-based RC Analysis tool evaluates critical RC effects in large power networks, detecting potential issues early in the design process.
Highlighted Products:
  • Empyrean Patron™: A state-of-the-art power integrity tool designed to ensure the performance and reliability of analog and mixed-signal designs. It specializes in transistor-level power and signal net electromigration (EM) analysis and power net IR-drop analysis.
  • Empyrean Polas™: Offers a powerful solution for analyzing and optimizing power devices. It is designed to handle the complexities of PMIC designs, providing a highly integrated system that includes extraction, simulation, results viewing, and analysis.
Digital SoC Design Solution
Empyrean Technology also provides a comprehensive SoC (System on Chip) solution, including:
  • Standard cell library characterization
  • Memory characterization
  • Mixed-signal IP characterization
  • Standard cell library and IP validation
  • Clock diagnosis and analysis
  • Accurate timing simulation and analysis
  • Timing and power optimization
  • Layout integration and analysis
  • Digital physical verification
  • Parasitic RC extraction

These solutions ensure that designers can meet the stringent demands of modern electronic designs with confidence and efficiency. Empyrean’s participation at DAC 2024 will showcase its commitment to pushing the boundaries of electronic design automation and providing cutting-edge solutions to the semiconductor industry.

Also Read:

Defacto at the 2024 Design Automation Conference

Codasip at the 2024 Design Automation Conference

Siemens Hardware-Assisted Verification at the 2024 Design Automation Conference

Share this post via:

Comments

There are no comments yet.

You must register or log in to view/post comments.