Tuple Banner
WP_Term Object
(
    [term_id] => 6435
    [name] => AI
    [slug] => artificial-intelligence
    [term_group] => 0
    [term_taxonomy_id] => 6435
    [taxonomy] => category
    [description] => Artificial Intelligence
    [parent] => 0
    [count] => 908
    [filter] => raw
    [cat_ID] => 6435
    [category_count] => 908
    [category_description] => Artificial Intelligence
    [cat_name] => AI
    [category_nicename] => artificial-intelligence
    [category_parent] => 0
    [is_post] => 
)

DAC 2026: A Discussion of Who Owns the Intelligence Behind Tomorrow’s Chips and How to Make it Better

DAC 2026: A Discussion of Who Owns the Intelligence Behind Tomorrow’s Chips and How to Make it Better
by Mike Gianfagna on 09-02-2026 at 6:00 am

DAC 2026 A Discussion of Who Owns the Intelligence Behind Tomorrow’s Chips and How to Make it Better

The industry is moving from simple documentation chatbots to agentic workflows capable of performing complex, multi-step tasks like design creation, verification, and library characterization. These agents are intended to enhance engineering productivity by roughly 50%. A panel of industry experts met at DAC to discuss… Read More


Follow the Money – Agentrys Raises $24.5 Million to Build Agentic Design Automation

Follow the Money – Agentrys Raises $24.5 Million to Build Agentic Design Automation
by Mike Gianfagna on 09-01-2026 at 6:00 am

Follow the Money – Agentrys Raises $24.5 Million to Build Agentic Design Automation

Agentrys recently launched a new category of design technology, Agentic Design Automation (ADA). The approach promises to revolutionize AI deployment for chip design with technology that facilitates the building of targeted agentic design flows that get better with every run. There is a lot of information available on the … Read More


GenAlpha Brings a Practical Approach for Analog AI to DAC 2026

GenAlpha Brings a Practical Approach for Analog AI to DAC 2026
by Mike Gianfagna on 08-31-2026 at 10:00 am

GenAlpha Booth

Agentic AI was everywhere at DAC 2026. Various focus areas were presented that covered many parts of the chip design flow. Verification and debug were a popular topic since so much time is spent there. Analog design is another pressure point. Every chip design has analog content. While the size of the analog blocks may not be huge,… Read More


Exploiting agentic automation cost-effectively. Innovation in Verification

Exploiting agentic automation cost-effectively. Innovation in Verification
by Bernard Murphy on 08-31-2026 at 6:00 am

Innovation New

Frontier models (Claude, etc.) are very powerful but becoming expensive for high token counts. Methods to exploit a mix of models, including local open-weight models, are attracting attention. Paul Cunningham (GM, Verification at Cadence), Raúl Camposano (Silicon Catalyst, entrepreneur, former Synopsys CTO and lecturer… Read More


Podcast EP363: The Impact of an AI Factory on Production Deployment with NeuReality’s Moshe Tanach

Podcast EP363: The Impact of an AI Factory on Production Deployment with NeuReality’s Moshe Tanach
by Daniel Nenni on 08-28-2026 at 10:00 am

Daniel is joined by Moshe Tanach, co-founder and CEO of NeuReality. Prior to founding the company, he held senior engineering leadership roles at Marvell and Intel, where he led complex wireless and networking products from architecture through mass production. He also served as AVP of R&D at DesignArt Networks (later acquired… Read More


Will Agentic AI Help the Open-Source EDA Market?

Will Agentic AI Help the Open-Source EDA Market?
by Daniel Nenni on 08-28-2026 at 8:00 am

Will Agentic AI Help the Open Source EDA Market

Agentic artificial intelligence is likely to give the open-source electronic design automation market a meaningful boost. Its biggest contribution will not be the immediate replacement of established commercial platforms from Cadence, Synopsys, or Siemens. Instead, agentic AI can make open-source tools easier to use, … Read More


AI-designed Chip Points Toward a Faster Future for Custom Silicon

AI-designed Chip Points Toward a Faster Future for Custom Silicon
by Daniel Nenni on 08-27-2026 at 10:00 am

AI Designed Chip Why Redwood Matters

Architect Labs says it has created Redwood, an AI accelerator designed and verified almost entirely by artificial intelligence in less than two weeks. If independently validated and successfully translated from a programmable prototype into manufactured silicon, the project could represent a major change in how computer… Read More


Bronco AI at DAC 2026, What a Difference a Year Makes

Bronco AI at DAC 2026, What a Difference a Year Makes
by Mike Gianfagna on 08-26-2026 at 6:00 am

Bronco AI at DAC 2026, What a Difference a Year Makes

During my time at DAC 2026 I felt like I was attending two events. One was the traditional DAC where approaches to designing complex chips using the best tools and methodologies were the focus. There was another focus for the conference. This one was like the traditional DAC with an important difference. Here, the discussion centered… Read More


Optimizing for Thermoelastic in Package and PCB Design from the Outset

Optimizing for Thermoelastic in Package and PCB Design from the Outset
by Bernard Murphy on 08-25-2026 at 6:00 am

Vinci image

Signoff-quality design tools are mandatory for signoff, though not so good for early design exploration. Signoff demands high accuracy in design description and high precision in analysis. The first requirement can’t be met early in design where architecture decisions are still in flux, and the second depends on very detailed… Read More


Avestra: Agentic AI for SystemVerilog Assertion Generation

Avestra: Agentic AI for SystemVerilog Assertion Generation
by Daniel Nenni on 08-24-2026 at 2:00 pm

Avestra Studio Tuple Tech

Modern ASIC, SoC, CPU, and GPU development depends on verification processes that detect subtle functional defects before tapeout. SystemVerilog Assertions (SVA) are particularly important because they encode temporal design intent: how signals, states, and transactions must behave across clock cycles. Unlike conventional… Read More