FablessIDM New Logo (Ad B) 800x100

DAC 2026: Accellera Luncheon Panel on Embracing AI for Advanced Design and Verification

DAC 2026: Accellera Luncheon Panel on Embracing AI for Advanced Design and Verification
by Mike Gianfagna on 08-04-2026 at 2:00 pm

DAC 2026 Accellera Luncheon Panel on Embracing AI for Advanced Design and Verification

AI was a hot topic at DAC this year. If you attended the event, you’ve already heard about many new tools and systems that aim to improve time to market and quality for advanced semiconductors and systems. I had the pleasure of chairing an Accellera sponsored luncheon panel on Tuesday at DAC that took a different view of AI.

As AI and … Read More


Shift Left with S2C Prodigy: From RTL Verification to Real-World Software Validation

Shift Left with S2C Prodigy: From RTL Verification to Real-World Software Validation
by Daniel Nenni on 08-04-2026 at 10:00 am

HAV

For modern SoC teams, “shift left” no longer means finding a few more RTL bugs before tape-out. It means moving meaningful system validation earlier—far enough left that firmware, operating systems, drivers, applications, and external interfaces can be exercised before first silicon arrives. This change is essential as software… Read More


How SOCAMM2 Could Reshape Server Memory for AI

How SOCAMM2 Could Reshape Server Memory for AI
by Daniel Nenni on 08-04-2026 at 6:00 am

Rambus SOCAMM2

As artificial intelligence systems become larger and more demanding, memory is becoming one of the most important constraints in server design. Modern AI workloads do not only require powerful GPUs and accelerators; they also require enormous amounts of data to move quickly and efficiently between memory and compute engines.… Read More


Executive Interview with James Huang of AlChip

Executive Interview with James Huang of AlChip
by Daniel Nenni on 08-03-2026 at 2:00 pm

James Huang

I had a chance sit down with James Huang, Director of Engineering at Alchip Technologies, to discuss the company’s recent multi-die packaging achievements and learn about Alchip’s next steps in pushing the boundaries of innovation for next generation AI ASIC.

James is acknowledged as a leading light in advanced node ASICs, based… Read More


Synopsys Demonstrates Leadership in AI-Powered Engineering at 2026 DAC Chips to Systems Conference

Synopsys Demonstrates Leadership in AI-Powered Engineering at 2026 DAC Chips to Systems Conference
by Daniel Nenni on 08-03-2026 at 10:00 am

dac hero image snps nvd 16 9

Purple was in fashion at the 2026 Design Automation Conference, where Synopsys reinforced its position at the forefront of AI-powered engineering. Under the conference’s “Chips to Systems” theme, the company showcased intelligent, end-to-end technologies designed to help the semiconductor industry manage unprecedented… Read More


WAVE-J: Redefining High-Performance JPEG for the 8K Era

WAVE-J: Redefining High-Performance JPEG for the 8K Era
by Daniel Nenni on 08-03-2026 at 6:00 am

Wave J JPEC Codec Chips&Media

Chips&Media WAVE-J is a high-performance JPEG codec intellectual property core designed for advanced imaging systems that require very large image support, high throughput, flexible pixel formats, and integrated pre- and post-processing. It succeeds the CODAJ12V architecture while retaining compatibility with … Read More


CEO Interview with Joseph Krause of Radical AI

CEO Interview with Joseph Krause of Radical AI
by Daniel Nenni on 08-02-2026 at 6:00 pm

joseph headshot1

Joseph F. Krause is an American materials scientist, entrepreneur, and U.S. Army National Guard veteran. He is the cofounder and CEO of Radical AI, a New York deep-tech startup founded to accelerate the discovery of advanced materials.

Before Radical AI, Krause conducted nanomaterials research at Rice University, worked on… Read More


CEO Interview with Chuck McClish of Lattrex Inc.

CEO Interview with Chuck McClish of Lattrex Inc.
by Daniel Nenni on 08-02-2026 at 3:00 pm

headshot cropped

Chuck McClish is the founder of Lattrex Inc., a fabless semiconductor startup building Kyttar, an asynchronous, clockless reconfigurable processor for real-time signal processing. He spent 15 years at Microchip Technology in chip design and verification, working across RTL design, UVM verification, synthesis, place-and-route,… Read More


Podcast EP358: How Custom Silicon Development Allowed Cisco to Fuel New Innovation for Its Customers

Podcast EP358: How Custom Silicon Development Allowed Cisco to Fuel New Innovation for Its Customers
by Daniel Nenni on 07-31-2026 at 2:00 pm

Daniel is joined by Nick Kucharewski Senior Vice President and General Manager for Cisco’s silicon development organization. In this role he is responsible for the end-to-end strategy, cross-functional execution, organization alignment, and product roadmap for Silicon One, Cisco’s uniquely scalable and programmable … Read More


DAC 2026: The Trouble with John Cooley’s Troublemaker Panel

DAC 2026: The Trouble with John Cooley’s Troublemaker Panel
by Mike Gianfagna on 07-31-2026 at 10:00 am

DAC 2026 The Trouble with John Cooley’s Troublemaker Panel

For quite a few years, John Cooley has hosted the Troublemaker Panel at DAC. The event consists of a panel of senior executives from the EDA industry. John Cooley asks his readers for “edgy” questions to ask the panelists and on event day, he does just that. Those with complete responses that are backed with real data from real customers… Read More