WP_Term Object
(
    [term_id] => 42
    [name] => AMIQ EDA
    [slug] => amiq-eda
    [term_group] => 0
    [term_taxonomy_id] => 42
    [taxonomy] => category
    [description] => 
    [parent] => 157
    [count] => 24
    [filter] => raw
)
            
AMIQ Banner
WP_Term Object
(
    [term_id] => 42
    [name] => AMIQ EDA
    [slug] => amiq-eda
    [term_group] => 0
    [term_taxonomy_id] => 42
    [taxonomy] => category
    [description] => 
    [parent] => 157
    [count] => 24
    [filter] => raw
)

AMIQ EDA Wiki

Published by admin on 07-07-2020 at 10:00 am
Last updated on 12-29-2023 at 1:05 pm

About AMIQ EDA

AMIQ EDA provides software tools that enable hardware design and verification engineers to increase the speed and quality of new code development, simplify legacy code maintenance, accelerate language and methodology learning, and improve source code reliability.

AMIQ EDA was founded in 2008 and has a team of 35+ R&D engineers. Our solutions have been adopted worldwide by 150+ companies in 35+ countries. All Top 10 Semiconductor Companies use our software to improve productivity and reduce time to market.

We build solutions based on real life experience. AMIQ EDA is a spin-off from AMIQ Consulting, which was founded in 2003 as a high-quality design and verification services company. During our consulting work we encountered three recurring challenges: developing new code to meet tight schedules, understanding legacy or poorly documented code, and getting new engineers up to speed quickly. In the software world, Integrated Development Environments (IDEs) are commonly used to overcome such challenges. At the time, no IDE was available for hardware design and verification languages such as Verilog, VHDL, e, and SystemVerilog.

In 2005, we seized the opportunity and started to develop an IDE for our internal use, and in 2006 we launched the beta version. Excellent feedback led us to invest more and more resources. In 2008 we decided to spin off AMIQ EDA and launched DVT Eclipse IDE. In 2011 we launched DVT Debugger, in 2012 we launched Verissimo SystemVerilog Linter, in 2014 we launched Specador Documentation Generator, and in 2022 we launched DVT IDE for Visual Studio Code.

We strongly believe in user-driven development and we are committed to properly understanding and promptly solving user requirements. Customer support plays an essential role in our everyday work – see the testimonials.

Products

DVT Eclipse IDE

For design and verification engineers who are working with Verilog, SystemVerilog, Verilog AMS, VHDL, UPF, CPF, e Language, PSS, SLN, or SDL, the Design and Verification Tools (DVT) Eclipse IDE is an integrated development environment (IDE) that significantly improves productivity.

Unlike plain text editors providing regular expression based capabilities, the DVT Eclipse IDE compiles the code and signals errors as you type, speeds-up code writing using auto-complete and quick fix proposals, and allows you to find anything you are looking for instantly.

What the DVT Eclipse IDE can give you in seconds would likely have taken you several minutes or hours to find and do by hand.

It is similar to well-known programming tools like Visual Studio®, NetBeans®, and IntelliJ® that are commonly used in the software world.

See more

Verissimo SystemVerilog Testbench Linter

Specador is a tool that automatically generates accurate HTML documentation from the source code.

SystemVerilog provides powerful constructs and a high level of programming flexibility. Its capabilities meet today’s complex design and verification requirements, but at the same time introduce new challenges in code development. For example, the ability to implement the same functionality in multiple ways may impact the simulation performance or lead to unexpected behavior.

A SystemVerilog compiler checks whether the source code follows the IEEE 1800 standard rules and as such, it flags only language-specific syntactic and semantic errors. However, the absence of compilation errors does not give any indication of code reliability and maintainability. Nor does it imply that best coding practices have been implemented and compliance with the recommended methodologies like UVM has been met.

Verissimo SystemVerilog Linter enables engineers enforce specific group or corporate coding guidelines to ensure consistency and best practices in code developing.

See more

Specador Documentation Generator

Specador enables design and verification engineers to easily create and maintain proper and well-organized documentation.

With Specador, users can generate meaningful documentation of a design or verification environment even from poorly documented source code, because Specador compiles the code and outputs cross-linked class inheritance trees, design hierarchies, and diagrams.

Specador can be easily integrated into existing development flows. The documentation is always in sync with the source code, thus eliminating meticulous and problematic tasks like maintaining diagrams or updating lists of ports or functions to reflect the current revision number.

Specador is especially useful for packaging IPs, either for the IP providers or for those using an IP-oriented flow in their company.

See more

DVT Debugger

The DVT Debugger is an add-on module to the DVT Eclipse IDE. It integrates with all major simulators and provides advanced debugging capabilities.

The DVT Debugger is unique because it allows users to perform debugging from the same place where they develop their code. It practically eliminates the need to continuously switch between the editor – to understand the source code, and the simulator – to inspect variable values and set, enable, and disable breakpoints or advance the simulation.

Deploying the DVT Debugger requires minimal simulation flow changes. One can launch the simulation in debug mode and specify the DVT communication library using simulator specific arguments. The DVT Eclipse IDE ships with debugger configuration examples that help with deployment.

The communication between the DVT Eclipse IDE and simulator is done through network sockets. Users can connect to a simulation running on another machine, for example from a “GUI jobs” machine to a more powerful “batch jobs” machine that executes the simulation. It is also possible to connect from a machine on which the source code is available, to a machine on which the source code is encrypted.

See more

Company Website

Amiq EDA on SemiWiki

 

AMIQ Banner

Share this post via:

Comments

There are no comments yet.

You must register or log in to view/post comments.