Addressing nm Mixed-Signal Verification Challenges with Symphony – Powered by the AFS Platform

Addressing nm Mixed-Signal Verification Challenges with Symphony – Powered by the AFS Platform
by Admin on 06-30-2020 at 8:00 am

Register For This Web Seminar

Online – Jun 30, 2020
8:00 AM – 9:00 AM US/Pacific
Online – Jun 30, 2020
3:00 PM – 4:00 PM US/Pacific

Overview

In this session we provide an in-depth overview of Mentor’s recently launched Symphony Mixed-Signal Platform. Symphony is the industry’s fastest

Read More

Addressing nm Mixed-Signal Verification Challenges with Symphony – Powered by the AFS Platform

Addressing nm Mixed-Signal Verification Challenges with Symphony – Powered by the AFS Platform
by Admin on 06-30-2020 at 8:00 am

Register For This Web Seminar

Online – Jun 30, 2020
8:00 AM – 9:00 AM US/Pacific

Online – Jun 30, 2020
3:00 PM – 4:00 PM US/Pacific

Overview

In this session we provide an in-depth overview of Mentor’s recently launched Symphony Mixed-Signal Platform. Symphony is the industry’s fastest

Read More

Accelerate Early Design Verification for faster Time to Market

Accelerate Early Design Verification for faster Time to Market
by Admin on 06-25-2020 at 11:00 am

Register For This Web Seminar

Online – Jun 25, 2020
11:00 – 12:00 IST

Overview

Advanced nodes brings in complexity in designs leading to high Physical verification times with increasing number of DRC errors and more verification iterations. Calibre responds to the need for reduced cycle time with revolutionary

Read More

Nobody ever lost their job for spending too much on hardware verification, did they?

Nobody ever lost their job for spending too much on hardware verification, did they?
by Daniel Nenni on 06-25-2020 at 6:00 am

Silicon Bug Cost Scenario

A paper was published last month on the Acuerdo Consultancy Services website authored by Joe Convey of Acuerdo and Bryan Dickman of Valytic Consulting. Joe and Bryan spent combined decades in the Semi and EDA World which means they have a great understanding of hardware bugs first hand, absolutely.

Here is a quick summary… Read More


Is Mutation Testing Worth the Effort? Innovation in Verification

Is Mutation Testing Worth the Effort? Innovation in Verification
by Bernard Murphy on 05-19-2020 at 6:00 am

innovation

Mutation testing is an intriguing idea, but is it useful? Paul Cunningham (GM of Verification at Cadence), Jim Hogan and I continue our series on novel research ideas, here looking at a paper examining the pros and cons of this topic. Feel free to comment if you agree or disagree.

The Innovation

This month’s pick is Which Software Read More


Private Datacenter Safer than the Cloud? Dangerously Wrong.

Private Datacenter Safer than the Cloud? Dangerously Wrong.
by Bernard Murphy on 04-02-2020 at 6:00 am

Cloud Security

The irony around this topic in the middle of the coronavirus scare – when more of us are working remotely through the cloud – is not lost on me. Nevertheless, ingrained beliefs move slowly so it’s still worth shedding further light. There is a tribal wisdom among chip designers that what we do demands much higher security than any other… Read More


A VIP to Accelerate Verification for Hyperscalar Caching

A VIP to Accelerate Verification for Hyperscalar Caching
by Bernard Murphy on 12-18-2019 at 6:00 am

NVMe

Non-volatile memory (NVM) is finding new roles in datacenters, not currently so much in “cold storage” as a replacement for hard disk drives, but definitely in “warm storage”. Warm storage applications target an increasing number of functions requiring access to databases with much lower latency than is possible through paths… Read More


WEBINAR: Eliminating Hybrid Verification Barriers Through Test Suite Synthesis

WEBINAR: Eliminating Hybrid Verification Barriers Through Test Suite Synthesis
by Randy Smith on 07-16-2019 at 10:00 am

 

I’ve been following the evolution of the verification space for a very long time including several stints consulting to formal verification companies. It has always been interesting to me to see how so many diverse verification techniques emerge and been used, but without much unification of the approaches. With the emergence… Read More


Hogan Fireside Chat with Paul Cunningham at ESDA

Hogan Fireside Chat with Paul Cunningham at ESDA
by Bernard Murphy on 04-17-2019 at 7:00 am

If you’re in verification and you don’t know who Paul Cunningham is, this is a guy you need to have on your radar. Paul has risen through the Cadence ranks fast, first in synthesis and now running the verification group, responsible for about a third of Cadence revenue and a hefty percentage of verification tooling in the semiconductor… Read More


Cadence’s Smarter and Faster Verification in the Era of Machine Learning, AI, and Big Data Analytics Panel

Cadence’s Smarter and Faster Verification in the Era of Machine Learning, AI, and Big Data Analytics Panel
by Camille Kokozaki on 07-11-2018 at 12:00 pm

I attended on Monday, June 25, DAC’s Opening Day, a Cadence-sponsored Lunch panel. Ann Steffora Mutschler (Semiconductor Engineering) was the Moderator and the Panelists were Jim Hogan (Vista Ventures), David Lacey (HP Enterprise), Shigeo Oshima (Toshiba Memory Corp), Paul Cunningham (Cadence).… Read More