Open Source Summit connects the open source ecosystem under one roof. It’s a unique environment for cross-collaboration between developers, sysadmins, devops, architects and others who are driving technology forward.
Join over 2,000 developers, technologists and industry experts in an exchange
RISC-V is breaking down technical barriers and disrupting traditional microprocessor business models through global collaboration. The RISC-V Global Forum is our opportunity to engage across the community, from start-ups to multi-nationals, from students to luminaries, from deep technical talks to understanding industry… Read More
☕️ Join the latest webinar with RISC-V international members Andes, Imperas, and UltraSoC on the use of virtual platforms and FPGA’s for RISC-V multicore SoCs, covering early SW development, HW verification and analysis for system level design optimization.
Part #1 of our AI & ML webinar series focused on architecture. … Read More
Here is the news for RISC-V Day Vietnam 2020 in Ho Chi Minh City on July 14, 2020. The program is going to be online feed. We will have more updates.
| Title | Speaker(s) |
|---|---|
| RISC-V Efforts at the University of Electro-Communications | Cong-Kha PhamThe University of Electro-Communications |
The Interface Design IP market explodes, growing by 18% in 2019, with $870 million, when CPU IP category grew by 5% at $1,460 million. In fact, Interface IP market is forecasted to sustain high growth rate for the next five years, as calculated by IPnest in the “Interface IP Survey 2015-2019 & Forecast 2020-2024”, to reach $1,800… Read More
RISC-V is an open standard instruction set architecture introduced in 2010. It has experienced exponential growth in recent years, enabling users to design custom processors more quickly and cost effectively to meet today’s demand for more technological innovations in the CPU, GPU, AI, ML spaces.
However, verification of … Read More
Are you considering leveraging the cost saving benefits of RISC-V in your next design? The RISC-V processor architecture is revolutionizing the business model for deployment of architectures
Before the advent of RISC-V, designers looking for embedded processors were effectively limited to a handful of proprietary processors using ISAs from decades ago. While the major ISAs are being updated and enhanced, they also are facing limitations from many decisions made over many years. RISC-V was conceived with a clean… Read More
RISC-V is obviously making progress. Independent of licensee signups and new technical offerings, the simple fact that Arm is responding – in fundamental changes to their licensing model and in allowing custom user extensions to the instruction set – is proof enough that they see a real competitive threat from RISC-V.
Which all… Read More
We’re confirming seats in São Paulo, Porto Alegre, Montevideo, Buenos Aires and Bucaramanga for the South American leg of our worldwide 2019 SiFive Tech Symposiums and Workshops. These five events will be focused heavily on academia, which is a key focus for SiFive. In fact, we are co-hosting these events with many of the most prestigious… Read More
Array
(
[0] => tribe-events-list-widget-5
[1] => search-2
[2] => media_image-2
[3] => text-6
[4] => media_image-7
[5] => rpwe_widget-10
[6] => media_image-12
)
WP_Term Object
(
[term_id] => 8738
[name] => risc-v
[slug] => risc-v
[term_group] => 0
[term_taxonomy_id] => 8738
[taxonomy] => post_tag
[description] =>
[parent] => 0
[count] => 40
[filter] => raw
[is_post] =>
)
Tribe__Events__List_Widget Instance: 5Array
(
[title] => Upcoming Events
[limit] => 5
[no_upcoming_events] =>
[featured_events_only] =>
[jsonld_enable] => 1
[rw_opt] => Array
(
[widget_select] => 1
[pageid_281769] => 1
[pageid_281772] => 1
)
[display_widget_mobile] => 1
)
Array
(
[title] => Upcoming Events
[limit] => 5
[no_upcoming_events] =>
[featured_events_only] =>
[jsonld_enable] => 1
[rw_opt] => Array
(
[widget_select] => 1
[pageid_281769] => 1
[pageid_281772] => 1
)
[display_widget_mobile] => 1
)
WP_Widget_Search Instance: 2Array
(
[display_widget_title] => on
[title] => Search Semiwiki
[rw_opt] => Array
(
[widget_select] => 1
[pageid_281769] => 1
[pageid_281772] => 1
)
[display_widget_mobile] => 1
[rw_opt_exclude] => Array
(
)
)
Array
(
[display_widget_title] => on
[title] => Search Semiwiki
[rw_opt] => Array
(
[widget_select] => 1
[pageid_281769] => 1
[pageid_281772] => 1
)
[display_widget_mobile] => 1
[rw_opt_exclude] => Array
(
)
)
WP_Widget_Media_Image Instance: 2Array
(
[display_widget_title] => on
[attachment_id] => 287602
[url] => https://semiwiki.com/wp-content/uploads/2020/06/webinar-button_SEMIWIKI_HirenM-1.jpg
[title] =>
[size] => full
[width] => 400
[height] => 400
[caption] =>
[alt] => webinar button SEMIWIKI HirenM 1
[link_type] => custom
[link_url] => https://attendee.gotowebinar.com/register/5706042442952012814?source=SemiWiki
[image_classes] =>
[link_classes] =>
[link_rel] =>
[link_target_blank] => 1
[image_title] =>
[rw_opt] => Array
(
[widget_select] => 1
[pageid_196276] => 1
[category_12] => 1
[category_7] => 1
[category_94] => 1
[pageid_276304] => 1
[pageid_281769] => 1
[pageid_281772] => 1
)
[display_widget_mobile] =>
)
WP_Widget_Text Instance: 6Array
(
[title] =>
[text] => 
High-Speed SerDes PHY IP for Up to 800G Hyperscale Data Centers
Designing AI Accelerators with Innovative FinFET and FD-SOI Solutions
[filter] => 1
[visual] => 1
[display_widget_mobile] => 1
[rw_opt] => Array
(
[widget_select] => 1
[pageid_281769] => 1
[pageid_281772] => 1
)
)
Array
(
[title] =>
[text] =>
High-Speed SerDes PHY IP for Up to 800G Hyperscale Data Centers
Designing AI Accelerators with Innovative FinFET and FD-SOI Solutions
[filter] => 1
[visual] => 1
[display_widget_mobile] => 1
[rw_opt] => Array
(
[widget_select] => 1
[pageid_281769] => 1
[pageid_281772] => 1
)
)
WP_Widget_Media_Image Instance: 7Array
(
[display_widget_title] => on
[attachment_id] => 286638
[url] => https://semiwiki.com/wp-content/uploads/2020/06/cs500866115-56g-112g-eth-and-die2die-phy-ip-essentials-wemiwiki-webinar-ad-400x400-1.jpg
[title] =>
[size] => full
[width] => 400
[height] => 400
[caption] =>
[alt] => cs500866115 56g 112g eth and die2die phy ip essentials wemiwiki webinar ad 400x400 1
[link_type] => custom
[link_url] => https://attendee.gotowebinar.com/register/693810935405992718?source=SemiWiki
[image_classes] =>
[link_classes] =>
[link_rel] =>
[link_target_blank] => 1
[image_title] =>
[display_widget_mobile] =>
[rw_opt] => Array
(
[widget_select] => 1
[pageid_276304] => 1
[pageid_281769] => 1
[pageid_281772] => 1
)
)
Recent_Posts_Widget_Extended Instance: 10Array
(
[title] =>
[title_url] =>
[ignore_sticky] => 1
[exclude_current] => 1
[limit] => 5
[offset] => 0
[order] => DESC
[orderby] => date
[post_type] => Array
(
[0] => wiki
)
[post_status] => publish
[cat] => Array
(
)
[tag] => Array
(
)
[taxonomy] => wiki_category=15071,15072,15073
[excerpt] =>
[length] => 10
[date] => 1
[date_relative] =>
[date_modified] =>
[readmore] =>
[readmore_text] => Read More »
[comment_count] =>
[thumb] =>
[thumb_height] => 45
[thumb_width] => 45
[thumb_default] =>
[thumb_align] => rpwe-alignleft
[styles_default] =>
[cssID] =>
[css_class] =>
[css] => time.rpwe-time::before {
content: " on ";
}
[before] => 
[after] =>
[rw_opt] => Array
(
[widget_select] => 1
[pageid_281769] => 1
[pageid_281772] => 1
)
[display_widget_mobile] =>
)
WP_Widget_Media_Image Instance: 12Array
(
[display_widget_title] => on
[size] => full
[width] => 400
[height] => 400
[caption] =>
[alt] => DAC Virtual 400x400 RegisterNow
[link_type] => custom
[link_url] => https://www.dac.com/
[image_classes] =>
[link_classes] =>
[link_rel] =>
[link_target_blank] =>
[image_title] =>
[attachment_id] => 287007
[url] => https://semiwiki.com/wp-content/uploads/2020/06/DAC-Virtual-400x400_RegisterNow.jpg
[title] =>
[rw_opt] => Array
(
[widget_select] => 1
[pageid_281769] => 1
[pageid_281772] => 1
)
[display_widget_mobile] =>
)
Array
(
[0] => rpwe_widget-9
[1] => gtranslate-3
[2] => xfrp_widget-2
[3] => better_recent_comments-2
)
WP_Term Object
(
[term_id] => 8738
[name] => risc-v
[slug] => risc-v
[term_group] => 0
[term_taxonomy_id] => 8738
[taxonomy] => post_tag
[description] =>
[parent] => 0
[count] => 40
[filter] => raw
[is_post] =>
)
Recent_Posts_Widget_Extended Instance: 9Array
(
[title] => Trending Now
[title_url] =>
[ignore_sticky] => 1
[exclude_current] => 1
[limit] => 5
[offset] => 10
[order] => DESC
[orderby] => date
[post_type] => Array
(
[0] => post
)
[post_status] => publish
[cat] => Array
(
)
[tag] => Array
(
)
[taxonomy] =>
[excerpt] =>
[length] => 10
[date] =>
[date_relative] =>
[date_modified] =>
[readmore] =>
[readmore_text] => Read More
[comment_count] =>
[thumb] =>
[thumb_height] => 55
[thumb_width] => 55
[thumb_default] =>
[thumb_align] => rpwe-alignleft
[styles_default] => 1
[cssID] =>
[css_class] =>
[css] => .rpwe-block ul{
list-style: none !important;
margin-left: 0 !important;
padding-left: 0 !important;
}
.rpwe-block li{
border-bottom: 1px solid #eee;
margin-bottom: 10px;
padding-bottom: 10px;
list-style-type: none;
}
.rpwe-block a{
display: inline !important;
text-decoration: none;
}
.rpwe-block h3{
background: none !important;
clear: none;
margin-bottom: 0 !important;
margin-top: 0 !important;
font-weight: 400;
font-size: 12px !important;
line-height: 1.5em;
}
.rpwe-thumb{
border: 1px solid #eee !important;
box-shadow: none !important;
margin: 2px 10px 2px 0;
padding: 3px !important;
}
.rpwe-summary{
font-size: 12px;
}
.rpwe-time{
color: #bbb;
font-size: 11px;
}
.rpwe-comment{
color: #bbb;
font-size: 11px;
padding-left: 5px;
}
.rpwe-alignleft{
display: inline;
float: left;
}
.rpwe-alignright{
display: inline;
float: right;
}
.rpwe-aligncenter{
display: block;
margin-left: auto;
margin-right: auto;
}
.rpwe-clearfix:before,
.rpwe-clearfix:after{
content: "";
display: table !important;
}
.rpwe-clearfix:after{
clear: both;
}
.rpwe-clearfix{
zoom: 1;
}
[before] =>
[after] =>
[rw_opt] => Array
(
[widget_select] => 1
[pageid_281769] => 1
[pageid_281772] => 1
)
[display_widget_mobile] =>
)
GTranslateWidget Instance: 3Array
(
[title] => Google Translate
[rw_opt] => Array
(
[pageid_281769] => 1
[pageid_281772] => 1
[widget_select] => 1
)
[display_widget_mobile] =>
)
XF2_Latest_Posts_Widget Instance: 2Array
(
[title] => Recent Forum Threads
[title_url] =>
[ignore_sticky] => 0
[exclude_current] => 0
[limit] => 8
[offset] => 0
[order] =>
[orderby] => ID
[post_type] => Array
(
[0] => post
)
[post_status] =>
[cat] => Array
(
)
[tag] => Array
(
)
[taxonomy] =>
[excerpt] =>
[length] => 0
[date] =>
[date_relative] =>
[date_modified] =>
[readmore] =>
[readmore_text] =>
[comment_count] =>
[thumb] =>
[thumb_height] => 0
[thumb_width] => 0
[thumb_default] =>
[thumb_align] =>
[styles_default] =>
[cssID] =>
[css_class] =>
[css] =>
[before] =>
[after] =>
[display_widget_mobile] => 1
[rw_opt] => Array
(
[widget_select] => 1
[pageid_281769] => 1
[pageid_281772] => 1
)
[sluglist] => ["jobs-dashboard"]
[rw_opt_exclude] => Array
(
[pageid_274493] => 1
)
)
Array
(
[title] => Recent Forum Threads
[title_url] =>
[ignore_sticky] => 0
[exclude_current] => 0
[limit] => 8
[offset] => 0
[order] =>
[orderby] => ID
[post_type] => Array
(
[0] => post
)
[post_status] =>
[cat] => Array
(
)
[tag] => Array
(
)
[taxonomy] =>
[excerpt] =>
[length] => 0
[date] =>
[date_relative] =>
[date_modified] =>
[readmore] =>
[readmore_text] =>
[comment_count] =>
[thumb] =>
[thumb_height] => 0
[thumb_width] => 0
[thumb_default] =>
[thumb_align] =>
[styles_default] =>
[cssID] =>
[css_class] =>
[css] =>
[before] =>
[after] =>
[display_widget_mobile] => 1
[rw_opt] => Array
(
[widget_select] => 1
[pageid_281769] => 1
[pageid_281772] => 1
)
[sluglist] => ["jobs-dashboard"]
[rw_opt_exclude] => Array
(
[pageid_274493] => 1
)
)
Array
a
Array
(
[title] => Recent Forum Threads
[title_url] =>
[ignore_sticky] => 0
[exclude_current] => 0
[limit] => 8
[offset] => 0
[order] =>
[orderby] => ID
[post_type] => Array
(
[0] => post
)
[post_status] =>
[cat] => Array
(
)
[tag] => Array
(
)
[taxonomy] =>
[excerpt] =>
[length] => 0
[date] =>
[date_relative] =>
[date_modified] =>
[readmore] =>
[readmore_text] =>
[comment_count] =>
[thumb] =>
[thumb_height] => 0
[thumb_width] => 0
[thumb_default] =>
[thumb_align] =>
[styles_default] =>
[cssID] =>
[css_class] =>
[css] =>
[before] =>
[after] =>
[display_widget_mobile] => 1
[rw_opt] => Array
(
[widget_select] => 1
[pageid_281769] => 1
[pageid_281772] => 1
)
[sluglist] => ["jobs-dashboard"]
[rw_opt_exclude] => Array
(
[pageid_274493] => 1
)
[node_name] => risc-v
[node_id] => Array
(
[0] => 2
)
)
XF\Mvc\Entity\ArrayCollection Object
(
[entities:protected] => Array
(
[381] => XF\Entity\Node Object
(
[_uniqueEntityId:XF\Mvc\Entity\Entity:private] => 48
[rootClass:protected] => XF\Entity\Node
[_useReplaceInto:protected] =>
[_newValues:protected] => Array
(
)
[_values:protected] => Array
(
[node_id] => 381
[title] => RISC-V
[description] =>
[node_name] =>
[node_type_id] => Forum
[parent_node_id] => 355
[display_order] => 340
[display_in_list] => 1
[lft] => 91
[rgt] => 92
[depth] => 2
[style_id] => 0
[effective_style_id] => 4
[breadcrumb_data] => {"385":{"node_id":385,"title":"Companies","depth":0,"lft":13,"node_name":null,"node_type_id":"LinkForum"},"355":{"node_id":355,"title":"Company Forums","depth":1,"lft":14,"node_name":null,"node_type_id":"Category"}}
[navigation_id] =>
[effective_navigation_id] =>
)
[_relations:protected] => Array
(
)
[_previousValues:protected] => Array
(
)
[_options:protected] => Array
(
)
[_deleted:protected] =>
[_readOnly:protected] =>
[_writePending:protected] =>
[_writeRunning:protected] =>
[_errors:protected] => Array
(
)
[_cascadeSave:protected] => Array
(
)
[_behaviors:protected] =>
)
)
[populated:protected] => 1
)
XF\Mvc\Entity\ArrayCollection Object
(
[entities:protected] => Array
(
[12690] => ThemeHouse\XPress\XF\Entity\Thread Object
(
[_uniqueEntityId:XF\Mvc\Entity\Entity:private] => 49
[rootClass:protected] => XF\Entity\Thread
[_useReplaceInto:protected] =>
[_newValues:protected] => Array
(
)
[_values:protected] => Array
(
[thread_id] => 12690
[node_id] => 381
[title] => Strengthening the Internet of Things with a Secure RISC-V IoT Stack
[reply_count] => 0
[view_count] => 351
[user_id] => 5
[username] => Daniel Nenni
[post_date] => 1592673356
[sticky] => 0
[discussion_state] => visible
[discussion_open] => 1
[discussion_type] =>
[first_post_id] => 43227
[first_post_reaction_score] => 0
[first_post_reactions] => []
[last_post_date] => 1592673356
[last_post_id] => 43227
[last_post_user_id] => 5
[last_post_username] => Daniel Nenni
[prefix_id] => 0
[tags] => []
[custom_fields] => []
)
[_relations:protected] => Array
(
)
[_previousValues:protected] => Array
(
)
[_options:protected] => Array
(
)
[_deleted:protected] =>
[_readOnly:protected] =>
[_writePending:protected] =>
[_writeRunning:protected] =>
[_errors:protected] => Array
(
)
[_cascadeSave:protected] => Array
(
)
[_behaviors:protected] =>
)
[12643] => ThemeHouse\XPress\XF\Entity\Thread Object
(
[_uniqueEntityId:XF\Mvc\Entity\Entity:private] => 50
[rootClass:protected] => XF\Entity\Thread
[_useReplaceInto:protected] =>
[_newValues:protected] => Array
(
)
[_values:protected] => Array
(
[thread_id] => 12643
[node_id] => 381
[title] => The RISC-V opportunity for FPGA
[reply_count] => 0
[view_count] => 261
[user_id] => 5
[username] => Daniel Nenni
[post_date] => 1591663624
[sticky] => 0
[discussion_state] => visible
[discussion_open] => 1
[discussion_type] =>
[first_post_id] => 43128
[first_post_reaction_score] => 0
[first_post_reactions] => []
[last_post_date] => 1591663624
[last_post_id] => 43128
[last_post_user_id] => 5
[last_post_username] => Daniel Nenni
[prefix_id] => 0
[tags] => []
[custom_fields] => []
)
[_relations:protected] => Array
(
)
[_previousValues:protected] => Array
(
)
[_options:protected] => Array
(
)
[_deleted:protected] =>
[_readOnly:protected] =>
[_writePending:protected] =>
[_writeRunning:protected] =>
[_errors:protected] => Array
(
)
[_cascadeSave:protected] => Array
(
)
[_behaviors:protected] =>
)
[12639] => ThemeHouse\XPress\XF\Entity\Thread Object
(
[_uniqueEntityId:XF\Mvc\Entity\Entity:private] => 51
[rootClass:protected] => XF\Entity\Thread
[_useReplaceInto:protected] =>
[_newValues:protected] => Array
(
)
[_values:protected] => Array
(
[thread_id] => 12639
[node_id] => 381
[title] => IAR Systems launches support for the RISC-V P extension for Packed-SIMD instructions
[reply_count] => 0
[view_count] => 311
[user_id] => 5
[username] => Daniel Nenni
[post_date] => 1591283356
[sticky] => 0
[discussion_state] => visible
[discussion_open] => 1
[discussion_type] =>
[first_post_id] => 43122
[first_post_reaction_score] => 0
[first_post_reactions] => []
[last_post_date] => 1591283356
[last_post_id] => 43122
[last_post_user_id] => 5
[last_post_username] => Daniel Nenni
[prefix_id] => 0
[tags] => []
[custom_fields] => []
)
[_relations:protected] => Array
(
)
[_previousValues:protected] => Array
(
)
[_options:protected] => Array
(
)
[_deleted:protected] =>
[_readOnly:protected] =>
[_writePending:protected] =>
[_writeRunning:protected] =>
[_errors:protected] => Array
(
)
[_cascadeSave:protected] => Array
(
)
[_behaviors:protected] =>
)
[12623] => ThemeHouse\XPress\XF\Entity\Thread Object
(
[_uniqueEntityId:XF\Mvc\Entity\Entity:private] => 52
[rootClass:protected] => XF\Entity\Thread
[_useReplaceInto:protected] =>
[_newValues:protected] => Array
(
)
[_values:protected] => Array
(
[thread_id] => 12623
[node_id] => 381
[title] => IAR Systems and GigaDevice collaborate to bring powerful RISC-V solutions to the market
[reply_count] => 0
[view_count] => 228
[user_id] => 5
[username] => Daniel Nenni
[post_date] => 1591112264
[sticky] => 0
[discussion_state] => visible
[discussion_open] => 1
[discussion_type] =>
[first_post_id] => 43100
[first_post_reaction_score] => 0
[first_post_reactions] => []
[last_post_date] => 1591112264
[last_post_id] => 43100
[last_post_user_id] => 5
[last_post_username] => Daniel Nenni
[prefix_id] => 0
[tags] => []
[custom_fields] => []
)
[_relations:protected] => Array
(
)
[_previousValues:protected] => Array
(
)
[_options:protected] => Array
(
)
[_deleted:protected] =>
[_readOnly:protected] =>
[_writePending:protected] =>
[_writeRunning:protected] =>
[_errors:protected] => Array
(
)
[_cascadeSave:protected] => Array
(
)
[_behaviors:protected] =>
)
[12622] => ThemeHouse\XPress\XF\Entity\Thread Object
(
[_uniqueEntityId:XF\Mvc\Entity\Entity:private] => 53
[rootClass:protected] => XF\Entity\Thread
[_useReplaceInto:protected] =>
[_newValues:protected] => Array
(
)
[_values:protected] => Array
(
[thread_id] => 12622
[node_id] => 381
[title] => Efinix® Announces Availability of Three RISC-V® SoCs
[reply_count] => 0
[view_count] => 194
[user_id] => 5
[username] => Daniel Nenni
[post_date] => 1591105917
[sticky] => 0
[discussion_state] => visible
[discussion_open] => 1
[discussion_type] =>
[first_post_id] => 43097
[first_post_reaction_score] => 0
[first_post_reactions] => []
[last_post_date] => 1591105917
[last_post_id] => 43097
[last_post_user_id] => 5
[last_post_username] => Daniel Nenni
[prefix_id] => 0
[tags] => []
[custom_fields] => []
)
[_relations:protected] => Array
(
)
[_previousValues:protected] => Array
(
)
[_options:protected] => Array
(
)
[_deleted:protected] =>
[_readOnly:protected] =>
[_writePending:protected] =>
[_writeRunning:protected] =>
[_errors:protected] => Array
(
)
[_cascadeSave:protected] => Array
(
)
[_behaviors:protected] =>
)
[12491] => ThemeHouse\XPress\XF\Entity\Thread Object
(
[_uniqueEntityId:XF\Mvc\Entity\Entity:private] => 54
[rootClass:protected] => XF\Entity\Thread
[_useReplaceInto:protected] =>
[_newValues:protected] => Array
(
)
[_values:protected] => Array
(
[thread_id] => 12491
[node_id] => 381
[title] => The Importance of a Standardized Processor Trace
[reply_count] => 0
[view_count] => 958
[user_id] => 5
[username] => Daniel Nenni
[post_date] => 1585661769
[sticky] => 0
[discussion_state] => visible
[discussion_open] => 1
[discussion_type] =>
[first_post_id] => 42800
[first_post_reaction_score] => 0
[first_post_reactions] => []
[last_post_date] => 1585661769
[last_post_id] => 42800
[last_post_user_id] => 5
[last_post_username] => Daniel Nenni
[prefix_id] => 0
[tags] => []
[custom_fields] => []
)
[_relations:protected] => Array
(
)
[_previousValues:protected] => Array
(
)
[_options:protected] => Array
(
)
[_deleted:protected] =>
[_readOnly:protected] =>
[_writePending:protected] =>
[_writeRunning:protected] =>
[_errors:protected] => Array
(
)
[_cascadeSave:protected] => Array
(
)
[_behaviors:protected] =>
)
[12425] => ThemeHouse\XPress\XF\Entity\Thread Object
(
[_uniqueEntityId:XF\Mvc\Entity\Entity:private] => 55
[rootClass:protected] => XF\Entity\Thread
[_useReplaceInto:protected] =>
[_newValues:protected] => Array
(
)
[_values:protected] => Array
(
[thread_id] => 12425
[node_id] => 381
[title] => RISC-V Foundation Announces Ratification of the Processor Trace Specification
[reply_count] => 0
[view_count] => 662
[user_id] => 5
[username] => Daniel Nenni
[post_date] => 1583797604
[sticky] => 0
[discussion_state] => visible
[discussion_open] => 1
[discussion_type] =>
[first_post_id] => 42674
[first_post_reaction_score] => 0
[first_post_reactions] => []
[last_post_date] => 1583797604
[last_post_id] => 42674
[last_post_user_id] => 5
[last_post_username] => Daniel Nenni
[prefix_id] => 0
[tags] => []
[custom_fields] => []
)
[_relations:protected] => Array
(
)
[_previousValues:protected] => Array
(
)
[_options:protected] => Array
(
)
[_deleted:protected] =>
[_readOnly:protected] =>
[_writePending:protected] =>
[_writeRunning:protected] =>
[_errors:protected] => Array
(
)
[_cascadeSave:protected] => Array
(
)
[_behaviors:protected] =>
)
[12373] => ThemeHouse\XPress\XF\Entity\Thread Object
(
[_uniqueEntityId:XF\Mvc\Entity\Entity:private] => 56
[rootClass:protected] => XF\Entity\Thread
[_useReplaceInto:protected] =>
[_newValues:protected] => Array
(
)
[_values:protected] => Array
(
[thread_id] => 12373
[node_id] => 381
[title] => Imperas announces first reference model with UVM encapsulation for RISC-V verification
[reply_count] => 0
[view_count] => 629
[user_id] => 5
[username] => Daniel Nenni
[post_date] => 1582559080
[sticky] => 0
[discussion_state] => visible
[discussion_open] => 1
[discussion_type] =>
[first_post_id] => 42610
[first_post_reaction_score] => 0
[first_post_reactions] => []
[last_post_date] => 1582559080
[last_post_id] => 42610
[last_post_user_id] => 5
[last_post_username] => Daniel Nenni
[prefix_id] => 0
[tags] => []
[custom_fields] => []
)
[_relations:protected] => Array
(
)
[_previousValues:protected] => Array
(
)
[_options:protected] => Array
(
)
[_deleted:protected] =>
[_readOnly:protected] =>
[_writePending:protected] =>
[_writeRunning:protected] =>
[_errors:protected] => Array
(
)
[_cascadeSave:protected] => Array
(
)
[_behaviors:protected] =>
)
[12302] => ThemeHouse\XPress\XF\Entity\Thread Object
(
[_uniqueEntityId:XF\Mvc\Entity\Entity:private] => 57
[rootClass:protected] => XF\Entity\Thread
[_useReplaceInto:protected] =>
[_newValues:protected] => Array
(
)
[_values:protected] => Array
(
[thread_id] => 12302
[node_id] => 381
[title] => Highlights from the 2019 RISC-V Summit: a Look at the Future of Computing
[reply_count] => 0
[view_count] => 970
[user_id] => 5
[username] => Daniel Nenni
[post_date] => 1579945580
[sticky] => 0
[discussion_state] => visible
[discussion_open] => 1
[discussion_type] =>
[first_post_id] => 42507
[first_post_reaction_score] => 0
[first_post_reactions] => []
[last_post_date] => 1579945580
[last_post_id] => 42507
[last_post_user_id] => 5
[last_post_username] => Daniel Nenni
[prefix_id] => 0
[tags] => []
[custom_fields] => []
)
[_relations:protected] => Array
(
)
[_previousValues:protected] => Array
(
)
[_options:protected] => Array
(
)
[_deleted:protected] =>
[_readOnly:protected] =>
[_writePending:protected] =>
[_writeRunning:protected] =>
[_errors:protected] => Array
(
)
[_cascadeSave:protected] => Array
(
)
[_behaviors:protected] =>
)
[12258] => ThemeHouse\XPress\XF\Entity\Thread Object
(
[_uniqueEntityId:XF\Mvc\Entity\Entity:private] => 58
[rootClass:protected] => XF\Entity\Thread
[_useReplaceInto:protected] =>
[_newValues:protected] => Array
(
)
[_values:protected] => Array
(
[thread_id] => 12258
[node_id] => 381
[title] => Semico Forecasts Strong Growth for RISC-V
[reply_count] => 0
[view_count] => 878
[user_id] => 5
[username] => Daniel Nenni
[post_date] => 1579090280
[sticky] => 0
[discussion_state] => visible
[discussion_open] => 1
[discussion_type] =>
[first_post_id] => 42455
[first_post_reaction_score] => 0
[first_post_reactions] => []
[last_post_date] => 1579090280
[last_post_id] => 42455
[last_post_user_id] => 5
[last_post_username] => Daniel Nenni
[prefix_id] => 0
[tags] => []
[custom_fields] => []
)
[_relations:protected] => Array
(
)
[_previousValues:protected] => Array
(
)
[_options:protected] => Array
(
)
[_deleted:protected] =>
[_readOnly:protected] =>
[_writePending:protected] =>
[_writeRunning:protected] =>
[_errors:protected] => Array
(
)
[_cascadeSave:protected] => Array
(
)
[_behaviors:protected] =>
)
[12205] => ThemeHouse\XPress\XF\Entity\Thread Object
(
[_uniqueEntityId:XF\Mvc\Entity\Entity:private] => 59
[rootClass:protected] => XF\Entity\Thread
[_useReplaceInto:protected] =>
[_newValues:protected] => Array
(
)
[_values:protected] => Array
(
[thread_id] => 12205
[node_id] => 381
[title] => Wind River Announces RISC-V Support for VxWorks RTOS
[reply_count] => 0
[view_count] => 985
[user_id] => 5
[username] => Daniel Nenni
[post_date] => 1576689366
[sticky] => 0
[discussion_state] => visible
[discussion_open] => 1
[discussion_type] =>
[first_post_id] => 42366
[first_post_reaction_score] => 0
[first_post_reactions] => []
[last_post_date] => 1576689366
[last_post_id] => 42366
[last_post_user_id] => 5
[last_post_username] => Daniel Nenni
[prefix_id] => 0
[tags] => []
[custom_fields] => []
)
[_relations:protected] => Array
(
)
[_previousValues:protected] => Array
(
)
[_options:protected] => Array
(
)
[_deleted:protected] =>
[_readOnly:protected] =>
[_writePending:protected] =>
[_writeRunning:protected] =>
[_errors:protected] => Array
(
)
[_cascadeSave:protected] => Array
(
)
[_behaviors:protected] =>
)
[12189] => ThemeHouse\XPress\XF\Entity\Thread Object
(
[_uniqueEntityId:XF\Mvc\Entity\Entity:private] => 60
[rootClass:protected] => XF\Entity\Thread
[_useReplaceInto:protected] =>
[_newValues:protected] => Array
(
)
[_values:protected] => Array
(
[thread_id] => 12189
[node_id] => 381
[title] => Cobham Releases RISC-V Processor IP Core
[reply_count] => 0
[view_count] => 836
[user_id] => 5
[username] => Daniel Nenni
[post_date] => 1576243917
[sticky] => 0
[discussion_state] => visible
[discussion_open] => 1
[discussion_type] =>
[first_post_id] => 42350
[first_post_reaction_score] => 0
[first_post_reactions] => []
[last_post_date] => 1576243917
[last_post_id] => 42350
[last_post_user_id] => 5
[last_post_username] => Daniel Nenni
[prefix_id] => 0
[tags] => []
[custom_fields] => []
)
[_relations:protected] => Array
(
)
[_previousValues:protected] => Array
(
)
[_options:protected] => Array
(
)
[_deleted:protected] =>
[_readOnly:protected] =>
[_writePending:protected] =>
[_writeRunning:protected] =>
[_errors:protected] => Array
(
)
[_cascadeSave:protected] => Array
(
)
[_behaviors:protected] =>
)
[12188] => ThemeHouse\XPress\XF\Entity\Thread Object
(
[_uniqueEntityId:XF\Mvc\Entity\Entity:private] => 61
[rootClass:protected] => XF\Entity\Thread
[_useReplaceInto:protected] =>
[_newValues:protected] => Array
(
)
[_values:protected] => Array
(
[thread_id] => 12188
[node_id] => 381
[title] => Hex Five Announces General Availability of MultiZone™ Security for Linux – The First Commercial Enclave for RISC-V processors
[reply_count] => 0
[view_count] => 777
[user_id] => 5
[username] => Daniel Nenni
[post_date] => 1576243826
[sticky] => 0
[discussion_state] => visible
[discussion_open] => 1
[discussion_type] =>
[first_post_id] => 42349
[first_post_reaction_score] => 0
[first_post_reactions] => []
[last_post_date] => 1576243826
[last_post_id] => 42349
[last_post_user_id] => 5
[last_post_username] => Daniel Nenni
[prefix_id] => 0
[tags] => []
[custom_fields] => []
)
[_relations:protected] => Array
(
)
[_previousValues:protected] => Array
(
)
[_options:protected] => Array
(
)
[_deleted:protected] =>
[_readOnly:protected] =>
[_writePending:protected] =>
[_writeRunning:protected] =>
[_errors:protected] => Array
(
)
[_cascadeSave:protected] => Array
(
)
[_behaviors:protected] =>
)
[12187] => ThemeHouse\XPress\XF\Entity\Thread Object
(
[_uniqueEntityId:XF\Mvc\Entity\Entity:private] => 62
[rootClass:protected] => XF\Entity\Thread
[_useReplaceInto:protected] =>
[_newValues:protected] => Array
(
)
[_values:protected] => Array
(
[thread_id] => 12187
[node_id] => 381
[title] => Antmicro and zGlue release rapid turnaround chiplet-based GEM ASIC
[reply_count] => 0
[view_count] => 753
[user_id] => 5
[username] => Daniel Nenni
[post_date] => 1576243778
[sticky] => 0
[discussion_state] => visible
[discussion_open] => 1
[discussion_type] =>
[first_post_id] => 42348
[first_post_reaction_score] => 0
[first_post_reactions] => []
[last_post_date] => 1576243778
[last_post_id] => 42348
[last_post_user_id] => 5
[last_post_username] => Daniel Nenni
[prefix_id] => 0
[tags] => []
[custom_fields] => []
)
[_relations:protected] => Array
(
)
[_previousValues:protected] => Array
(
)
[_options:protected] => Array
(
)
[_deleted:protected] =>
[_readOnly:protected] =>
[_writePending:protected] =>
[_writeRunning:protected] =>
[_errors:protected] => Array
(
)
[_cascadeSave:protected] => Array
(
)
[_behaviors:protected] =>
)
[12186] => ThemeHouse\XPress\XF\Entity\Thread Object
(
[_uniqueEntityId:XF\Mvc\Entity\Entity:private] => 63
[rootClass:protected] => XF\Entity\Thread
[_useReplaceInto:protected] =>
[_newValues:protected] => Array
(
)
[_values:protected] => Array
(
[thread_id] => 12186
[node_id] => 381
[title] => CODASIP TEAMS UP WITH WESTERN DIGITAL TO SUPPORT ADOPTION OF OPEN-SOURCE PROCESSORS
[reply_count] => 0
[view_count] => 772
[user_id] => 5
[username] => Daniel Nenni
[post_date] => 1576243742
[sticky] => 0
[discussion_state] => visible
[discussion_open] => 1
[discussion_type] =>
[first_post_id] => 42347
[first_post_reaction_score] => 0
[first_post_reactions] => []
[last_post_date] => 1576243742
[last_post_id] => 42347
[last_post_user_id] => 5
[last_post_username] => Daniel Nenni
[prefix_id] => 0
[tags] => []
[custom_fields] => []
)
[_relations:protected] => Array
(
)
[_previousValues:protected] => Array
(
)
[_options:protected] => Array
(
)
[_deleted:protected] =>
[_readOnly:protected] =>
[_writePending:protected] =>
[_writeRunning:protected] =>
[_errors:protected] => Array
(
)
[_cascadeSave:protected] => Array
(
)
[_behaviors:protected] =>
)
[12185] => ThemeHouse\XPress\XF\Entity\Thread Object
(
[_uniqueEntityId:XF\Mvc\Entity\Entity:private] => 64
[rootClass:protected] => XF\Entity\Thread
[_useReplaceInto:protected] =>
[_newValues:protected] => Array
(
)
[_values:protected] => Array
(
[thread_id] => 12185
[node_id] => 381
[title] => Tensorflow Lite in Zephyr on LiteX/VexRiscv
[reply_count] => 0
[view_count] => 677
[user_id] => 5
[username] => Daniel Nenni
[post_date] => 1576243707
[sticky] => 0
[discussion_state] => visible
[discussion_open] => 1
[discussion_type] =>
[first_post_id] => 42346
[first_post_reaction_score] => 0
[first_post_reactions] => []
[last_post_date] => 1576243707
[last_post_id] => 42346
[last_post_user_id] => 5
[last_post_username] => Daniel Nenni
[prefix_id] => 0
[tags] => []
[custom_fields] => []
)
[_relations:protected] => Array
(
)
[_previousValues:protected] => Array
(
)
[_options:protected] => Array
(
)
[_deleted:protected] =>
[_readOnly:protected] =>
[_writePending:protected] =>
[_writeRunning:protected] =>
[_errors:protected] => Array
(
)
[_cascadeSave:protected] => Array
(
)
[_behaviors:protected] =>
)
)
[populated:protected] => 1
)
Barn2\Plugin\Better_Recent_Comments\Widget Instance: 2Array
(
[title] => Recent Article Comments
[number] => 8
[avatar] =>
[date] => 1
[comment] => 1
[link] => 1
[display_widget_mobile] => 1
[rw_opt] => Array
(
[widget_select] => 1
[pageid_281769] => 1
[pageid_281772] => 1
)
[rw_opt_exclude] => Array
(
[pageid_274493] => 1
)
)
Array
(
[title] => Recent Article Comments
[number] => 8
[avatar] =>
[date] => 1
[comment] => 1
[link] => 1
[display_widget_mobile] => 1
[rw_opt] => Array
(
[widget_select] => 1
[pageid_281769] => 1
[pageid_281772] => 1
)
[rw_opt_exclude] => Array
(
[pageid_274493] => 1
)
)
Teaching AI to be Evil with Unethical Data