RISC-V Day Online is the largest RISC-V conference in Japan. RISC-V suppliers deliver their technical PR and RISC-V researchers present their research results. In the fields of IoT applications involving AI, security and others presenting excellent technologies and products related to RISC-V.… Read More
Open Source Summit connects the open source ecosystem under one roof. It’s a unique environment for cross-collaboration between developers, sysadmins, devops, architects and others who are driving technology forward.
Join over 2,000 developers, technologists and industry experts in an exchange
RISC-V has been trending ever since it landed on SemiWiki in 2016. Even more so now that Arm is in flux with the Nvidia acquisition. Verification is a fast growing EDA challenge with the number of verification engineers steadily outpacing design, so this webinar is a best case scenario for SemiWiki traffic, absolutely.
Two things… Read More
Oh, our semiconductor industry just loves acronyms, and the title of my blog packs three of the most popular acronyms together at once. I attended a webinar hosted by Aldec last week on this topic, “UVM Simulation-based environment for Ibex RISC-V CPU core with Google RISC-V DV“. Verification engineers have been … Read More
RISC-V Day Vietnam 2020 Online is the largest RISC-V conference in Vietnam. RISC-V suppliers deliver their technical PR and RISC-V researchers present their research results. In the fields of IoT applications involving AI, security and others presenting excellent technologies and products related to RISC-V. Key persons … Read More
RISC-V is breaking down technical barriers and disrupting traditional microprocessor business models through global collaboration. The RISC-V Global Forum is our opportunity to engage across the community, from start-ups to multi-nationals, from students to luminaries, from deep technical talks to understanding industry… Read More
|
Episode 3 of OpenHW TV will air live on 20th August at 11am EST / 4pm BST / 8am PST and will give a detailed update of work in our HW and SW Task Groups, as well as featuring guest member Ashling. You will hear from the Chairs of the groups about the work of the SW and HW Task Groups to date, including an outlook to future roadmaps. We look |
☕️ Join the latest webinar with RISC-V international members Andes, Imperas, and UltraSoC on the use of virtual platforms and FPGA’s for RISC-V multicore SoCs, covering early SW development, HW verification and analysis for system level design optimization.
Part #1 of our AI & ML webinar series focused on architecture. … Read More
Here is the news for RISC-V Day Vietnam 2020 in Ho Chi Minh City on July 14, 2020. The program is going to be online feed. We will have more updates.
| Title | Speaker(s) |
|---|---|
| RISC-V Efforts at the University of Electro-Communications | Cong-Kha PhamThe University of Electro-Communications |
The Interface Design IP market explodes, growing by 18% in 2019, with $870 million, when CPU IP category grew by 5% at $1,460 million. In fact, Interface IP market is forecasted to sustain high growth rate for the next five years, as calculated by IPnest in the “Interface IP Survey 2015-2019 & Forecast 2020-2024”, to reach $1,800… Read More
Array
(
[0] => tribe-events-list-widget-5
[1] => search-2
[2] => media_image-8
[3] => better_recent_comments-2
[4] => media_image-13
[5] => media_image-9
)
WP_Term Object
(
[term_id] => 8738
[name] => risc-v
[slug] => risc-v
[term_group] => 0
[term_taxonomy_id] => 8738
[taxonomy] => post_tag
[description] =>
[parent] => 0
[count] => 45
[filter] => raw
[is_post] =>
)
Tribe__Events__List_Widget Instance: 5Array
(
[title] => Upcoming Events
[limit] => 5
[no_upcoming_events] =>
[featured_events_only] =>
[jsonld_enable] => 1
[rw_opt] => Array
(
[widget_select] => 1
[pageid_281769] => 1
[pageid_281772] => 1
)
[display_widget_mobile] => 1
)
Array
(
[title] => Upcoming Events
[limit] => 5
[no_upcoming_events] =>
[featured_events_only] =>
[jsonld_enable] => 1
[rw_opt] => Array
(
[widget_select] => 1
[pageid_281769] => 1
[pageid_281772] => 1
)
[display_widget_mobile] => 1
)
WP_Widget_Search Instance: 2Array
(
[display_widget_title] => on
[title] => Search Semiwiki
[rw_opt] => Array
(
[widget_select] => 1
[pageid_281769] => 1
[pageid_281772] => 1
)
[display_widget_mobile] => 1
[rw_opt_exclude] => Array
(
)
)
Array
(
[display_widget_title] => on
[title] => Search Semiwiki
[rw_opt] => Array
(
[widget_select] => 1
[pageid_281769] => 1
[pageid_281772] => 1
)
[display_widget_mobile] => 1
[rw_opt_exclude] => Array
(
)
)
WP_Widget_Media_Image Instance: 8Array
(
[display_widget_title] => on
[attachment_id] => 291446
[url] => https://semiwiki.com/wp-content/uploads/2020/10/YieldHUB-SemiWiki-Webinar-300x300.jpg
[title] =>
[size] => medium
[width] => 2560
[height] => 2560
[caption] =>
[alt] => YieldHUB SemiWiki Webinar
[link_type] => custom
[link_url] => https://attendee.gotowebinar.com/register/6445215525925579788?source=SemiWiki.com
[image_classes] =>
[link_classes] =>
[link_rel] =>
[link_target_blank] =>
[image_title] =>
[display_widget_mobile] =>
[rw_opt] => Array
(
[widget_select] => 1
[pageid_281769] => 1
[pageid_281772] => 1
)
)
Barn2\Plugin\Better_Recent_Comments\Widget Instance: 2Array
(
[title] => Recent Article Comments
[number] => 8
[avatar] =>
[date] => 1
[comment] => 1
[link] => 1
[display_widget_mobile] => 1
[rw_opt] => Array
(
[widget_select] => 1
[pageid_281769] => 1
[pageid_281772] => 1
)
[rw_opt_exclude] => Array
(
[pageid_274493] => 1
)
)
Array
(
[title] => Recent Article Comments
[number] => 8
[avatar] =>
[date] => 1
[comment] => 1
[link] => 1
[display_widget_mobile] => 1
[rw_opt] => Array
(
[widget_select] => 1
[pageid_281769] => 1
[pageid_281772] => 1
)
[rw_opt_exclude] => Array
(
[pageid_274493] => 1
)
)
WP_Widget_Media_Image Instance: 13Array
(
[display_widget_title] => on
[size] => full
[width] => 400
[height] => 400
[caption] =>
[alt] => 400x400pxls D2D webinar banner for semiwiki
[link_type] => custom
[link_url] => https://info.sifive.com/protocol-agnostic-die-to-die-connectivity-for-chiplets-and-hpc
[image_classes] =>
[link_classes] =>
[link_rel] =>
[link_target_blank] =>
[image_title] =>
[attachment_id] => 292076
[url] => https://semiwiki.com/wp-content/uploads/2020/10/400x400pxls-D2D-webinar-banner-for-semiwiki.jpg
[title] =>
[display_widget_mobile] =>
[rw_opt] => Array
(
[widget_select] => 1
[pageid_281769] => 1
[pageid_281772] => 1
)
)
WP_Widget_Media_Image Instance: 9Array
(
[display_widget_title] => on
[size] => full
[width] => 400
[height] => 400
[caption] =>
[alt] => SemiWiKi Ad 11
[link_type] => custom
[link_url] => https://secure.thresholdsystems.com/Training/AdvancedCMOSTechnology.aspx
[image_classes] =>
[link_classes] =>
[link_rel] =>
[link_target_blank] =>
[image_title] =>
[attachment_id] => 290133
[url] => https://semiwiki.com/wp-content/uploads/2020/08/SemiWiKi-Ad-11.jpg
[title] =>
[display_widget_mobile] =>
[rw_opt] => Array
(
[widget_select] => 1
[pageid_281769] => 1
[pageid_281772] => 1
)
)
Array
(
[0] => rpwe_widget-9
[1] => gtranslate-3
[2] => media_image-7
[3] => xfrp_widget-2
[4] => media_image-12
)
WP_Term Object
(
[term_id] => 8738
[name] => risc-v
[slug] => risc-v
[term_group] => 0
[term_taxonomy_id] => 8738
[taxonomy] => post_tag
[description] =>
[parent] => 0
[count] => 45
[filter] => raw
[is_post] =>
)
Recent_Posts_Widget_Extended Instance: 9Array
(
[title] => Trending Now
[title_url] =>
[ignore_sticky] => 1
[exclude_current] => 1
[limit] => 5
[offset] => 10
[order] => DESC
[orderby] => date
[post_type] => Array
(
[0] => post
)
[post_status] => publish
[cat] => Array
(
)
[tag] => Array
(
)
[taxonomy] =>
[excerpt] =>
[length] => 10
[date] =>
[date_relative] =>
[date_modified] =>
[readmore] =>
[readmore_text] => Read More
[comment_count] =>
[thumb] =>
[thumb_height] => 55
[thumb_width] => 55
[thumb_default] =>
[thumb_align] => rpwe-alignleft
[styles_default] => 1
[cssID] =>
[css_class] =>
[css] => .rpwe-block ul{
list-style: none !important;
margin-left: 0 !important;
padding-left: 0 !important;
}
.rpwe-block li{
border-bottom: 1px solid #eee;
margin-bottom: 10px;
padding-bottom: 10px;
list-style-type: none;
}
.rpwe-block a{
display: inline !important;
text-decoration: none;
}
.rpwe-block h3{
background: none !important;
clear: none;
margin-bottom: 0 !important;
margin-top: 0 !important;
font-weight: 400;
font-size: 12px !important;
line-height: 1.5em;
}
.rpwe-thumb{
border: 1px solid #eee !important;
box-shadow: none !important;
margin: 2px 10px 2px 0;
padding: 3px !important;
}
.rpwe-summary{
font-size: 12px;
}
.rpwe-time{
color: #bbb;
font-size: 11px;
}
.rpwe-comment{
color: #bbb;
font-size: 11px;
padding-left: 5px;
}
.rpwe-alignleft{
display: inline;
float: left;
}
.rpwe-alignright{
display: inline;
float: right;
}
.rpwe-aligncenter{
display: block;
margin-left: auto;
margin-right: auto;
}
.rpwe-clearfix:before,
.rpwe-clearfix:after{
content: "";
display: table !important;
}
.rpwe-clearfix:after{
clear: both;
}
.rpwe-clearfix{
zoom: 1;
}
[before] =>
[after] =>
[rw_opt] => Array
(
[widget_select] => 1
[pageid_281769] => 1
[pageid_281772] => 1
)
[display_widget_mobile] =>
)
GTranslateWidget Instance: 3Array
(
[title] => Google Translate
[rw_opt] => Array
(
[pageid_281769] => 1
[pageid_281772] => 1
[widget_select] => 1
)
[display_widget_mobile] =>
)
WP_Widget_Media_Image Instance: 7Array
(
[display_widget_title] => on
[attachment_id] => 292024
[url] => https://semiwiki.com/wp-content/uploads/2020/10/image-webinar-methodics-iplm-12.jpg
[title] =>
[size] => full
[width] => 400
[height] => 400
[caption] =>
[alt] => image webinar methodics iplm 12
[link_type] => custom
[link_url] => https://info.perforce.com/webinar-introducing-methodics-iplm-overview.html?utm_source=semiwiki&utm_medium=paid&utm_campaign=mdx-global-2020q3-ew-iplm3.0&utm_term=mdx&utm_content=live-webinar
[image_classes] =>
[link_classes] =>
[link_rel] =>
[link_target_blank] => 1
[image_title] =>
[display_widget_mobile] =>
[rw_opt] => Array
(
[widget_select] => 1
[pageid_276304] => 1
[pageid_281769] => 1
[pageid_281772] => 1
)
)
XF2_Latest_Posts_Widget Instance: 2Array
(
[title] => Recent Forum Threads
[title_url] =>
[ignore_sticky] => 0
[exclude_current] => 0
[limit] => 10
[offset] => 0
[order] =>
[orderby] => ID
[post_type] => Array
(
[0] => post
)
[post_status] =>
[cat] => Array
(
)
[tag] => Array
(
)
[taxonomy] =>
[excerpt] =>
[length] => 0
[date] =>
[date_relative] =>
[date_modified] =>
[readmore] =>
[readmore_text] =>
[comment_count] =>
[thumb] =>
[thumb_height] => 0
[thumb_width] => 0
[thumb_default] =>
[thumb_align] =>
[styles_default] =>
[cssID] =>
[css_class] =>
[css] =>
[before] =>
[after] =>
[display_widget_mobile] => 1
[rw_opt] => Array
(
[widget_select] => 1
[pageid_281769] => 1
[pageid_281772] => 1
)
[sluglist] => ["jobs-dashboard"]
[rw_opt_exclude] => Array
(
[pageid_274493] => 1
)
)
Array
(
[title] => Recent Forum Threads
[title_url] =>
[ignore_sticky] => 0
[exclude_current] => 0
[limit] => 10
[offset] => 0
[order] =>
[orderby] => ID
[post_type] => Array
(
[0] => post
)
[post_status] =>
[cat] => Array
(
)
[tag] => Array
(
)
[taxonomy] =>
[excerpt] =>
[length] => 0
[date] =>
[date_relative] =>
[date_modified] =>
[readmore] =>
[readmore_text] =>
[comment_count] =>
[thumb] =>
[thumb_height] => 0
[thumb_width] => 0
[thumb_default] =>
[thumb_align] =>
[styles_default] =>
[cssID] =>
[css_class] =>
[css] =>
[before] =>
[after] =>
[display_widget_mobile] => 1
[rw_opt] => Array
(
[widget_select] => 1
[pageid_281769] => 1
[pageid_281772] => 1
)
[sluglist] => ["jobs-dashboard"]
[rw_opt_exclude] => Array
(
[pageid_274493] => 1
)
)
Array
a
Array
(
[title] => Recent Forum Threads
[title_url] =>
[ignore_sticky] => 0
[exclude_current] => 0
[limit] => 10
[offset] => 0
[order] =>
[orderby] => ID
[post_type] => Array
(
[0] => post
)
[post_status] =>
[cat] => Array
(
)
[tag] => Array
(
)
[taxonomy] =>
[excerpt] =>
[length] => 0
[date] =>
[date_relative] =>
[date_modified] =>
[readmore] =>
[readmore_text] =>
[comment_count] =>
[thumb] =>
[thumb_height] => 0
[thumb_width] => 0
[thumb_default] =>
[thumb_align] =>
[styles_default] =>
[cssID] =>
[css_class] =>
[css] =>
[before] =>
[after] =>
[display_widget_mobile] => 1
[rw_opt] => Array
(
[widget_select] => 1
[pageid_281769] => 1
[pageid_281772] => 1
)
[sluglist] => ["jobs-dashboard"]
[rw_opt_exclude] => Array
(
[pageid_274493] => 1
)
[node_name] => risc-v
[node_id] => Array
(
[0] => 2
)
)
XF\Mvc\Entity\ArrayCollection Object
(
[entities:protected] => Array
(
[381] => XF\Entity\Node Object
(
[_uniqueEntityId:XF\Mvc\Entity\Entity:private] => 48
[rootClass:protected] => XF\Entity\Node
[_useReplaceInto:protected] =>
[_newValues:protected] => Array
(
)
[_values:protected] => Array
(
[node_id] => 381
[title] => RISC-V
[description] =>
[node_name] =>
[node_type_id] => Forum
[parent_node_id] => 355
[display_order] => 340
[display_in_list] => 1
[lft] => 99
[rgt] => 100
[depth] => 2
[style_id] => 0
[effective_style_id] => 4
[breadcrumb_data] => {"385":{"node_id":385,"title":"Companies","depth":0,"lft":13,"node_name":null,"node_type_id":"LinkForum"},"355":{"node_id":355,"title":"Company Forums","depth":1,"lft":14,"node_name":null,"node_type_id":"Category"}}
[navigation_id] =>
[effective_navigation_id] =>
)
[_relations:protected] => Array
(
)
[_previousValues:protected] => Array
(
)
[_options:protected] => Array
(
)
[_deleted:protected] =>
[_readOnly:protected] =>
[_writePending:protected] =>
[_writeRunning:protected] =>
[_errors:protected] => Array
(
)
[_cascadeSave:protected] => Array
(
)
[_behaviors:protected] =>
)
)
[populated:protected] => 1
)
XF\Mvc\Entity\ArrayCollection Object
(
[entities:protected] => Array
(
[12984] => ThemeHouse\XPress\XF\Entity\Thread Object
(
[_uniqueEntityId:XF\Mvc\Entity\Entity:private] => 49
[rootClass:protected] => XF\Entity\Thread
[_useReplaceInto:protected] =>
[_newValues:protected] => Array
(
)
[_values:protected] => Array
(
[thread_id] => 12984
[node_id] => 381
[title] => SiFive and Barcelona Supercomputing Center Advance Industry Adoption of RISC-V Vector Extension
[reply_count] => 0
[view_count] => 617
[user_id] => 5
[username] => Daniel Nenni
[post_date] => 1599223138
[sticky] => 0
[discussion_state] => visible
[discussion_open] => 1
[discussion_type] =>
[first_post_id] => 43857
[first_post_reaction_score] => 0
[first_post_reactions] => []
[last_post_date] => 1599223138
[last_post_id] => 43857
[last_post_user_id] => 5
[last_post_username] => Daniel Nenni
[prefix_id] => 0
[tags] => []
[custom_fields] => []
)
[_relations:protected] => Array
(
)
[_previousValues:protected] => Array
(
)
[_options:protected] => Array
(
)
[_deleted:protected] =>
[_readOnly:protected] =>
[_writePending:protected] =>
[_writeRunning:protected] =>
[_errors:protected] => Array
(
)
[_cascadeSave:protected] => Array
(
)
[_behaviors:protected] =>
)
[12885] => ThemeHouse\XPress\XF\Entity\Thread Object
(
[_uniqueEntityId:XF\Mvc\Entity\Entity:private] => 50
[rootClass:protected] => XF\Entity\Thread
[_useReplaceInto:protected] =>
[_newValues:protected] => Array
(
)
[_values:protected] => Array
(
[thread_id] => 12885
[node_id] => 381
[title] => Air Force Phase II SBIR Award Announcement for “High Temperature By Design (HTBD) Techniques for a Reliable, High Performance Microcontroller”
[reply_count] => 0
[view_count] => 348
[user_id] => 5
[username] => Daniel Nenni
[post_date] => 1596660755
[sticky] => 0
[discussion_state] => visible
[discussion_open] => 1
[discussion_type] =>
[first_post_id] => 43645
[first_post_reaction_score] => 0
[first_post_reactions] => []
[last_post_date] => 1596660755
[last_post_id] => 43645
[last_post_user_id] => 5
[last_post_username] => Daniel Nenni
[prefix_id] => 0
[tags] => []
[custom_fields] => []
)
[_relations:protected] => Array
(
)
[_previousValues:protected] => Array
(
)
[_options:protected] => Array
(
)
[_deleted:protected] =>
[_readOnly:protected] =>
[_writePending:protected] =>
[_writeRunning:protected] =>
[_errors:protected] => Array
(
)
[_cascadeSave:protected] => Array
(
)
[_behaviors:protected] =>
)
[12858] => ThemeHouse\XPress\XF\Entity\Thread Object
(
[_uniqueEntityId:XF\Mvc\Entity\Entity:private] => 51
[rootClass:protected] => XF\Entity\Thread
[_useReplaceInto:protected] =>
[_newValues:protected] => Array
(
)
[_values:protected] => Array
(
[thread_id] => 12858
[node_id] => 381
[title] => CODASIP AND METRICS DESIGN AUTOMATION ANNOUNCE THE INTEGRATION OF THE METRICS CLOUD SIMULATION PLATFORM IN CODASIP’S RISC-V SWERV CORE™
[reply_count] => 0
[view_count] => 519
[user_id] => 5
[username] => Daniel Nenni
[post_date] => 1596633481
[sticky] => 0
[discussion_state] => visible
[discussion_open] => 1
[discussion_type] =>
[first_post_id] => 43566
[first_post_reaction_score] => 0
[first_post_reactions] => []
[last_post_date] => 1596633481
[last_post_id] => 43566
[last_post_user_id] => 5
[last_post_username] => Daniel Nenni
[prefix_id] => 0
[tags] => []
[custom_fields] => []
)
[_relations:protected] => Array
(
)
[_previousValues:protected] => Array
(
)
[_options:protected] => Array
(
)
[_deleted:protected] =>
[_readOnly:protected] =>
[_writePending:protected] =>
[_writeRunning:protected] =>
[_errors:protected] => Array
(
)
[_cascadeSave:protected] => Array
(
)
[_behaviors:protected] =>
)
[12690] => ThemeHouse\XPress\XF\Entity\Thread Object
(
[_uniqueEntityId:XF\Mvc\Entity\Entity:private] => 52
[rootClass:protected] => XF\Entity\Thread
[_useReplaceInto:protected] =>
[_newValues:protected] => Array
(
)
[_values:protected] => Array
(
[thread_id] => 12690
[node_id] => 381
[title] => Strengthening the Internet of Things with a Secure RISC-V IoT Stack
[reply_count] => 0
[view_count] => 851
[user_id] => 5
[username] => Daniel Nenni
[post_date] => 1592673356
[sticky] => 0
[discussion_state] => visible
[discussion_open] => 1
[discussion_type] =>
[first_post_id] => 43227
[first_post_reaction_score] => 0
[first_post_reactions] => []
[last_post_date] => 1592673356
[last_post_id] => 43227
[last_post_user_id] => 5
[last_post_username] => Daniel Nenni
[prefix_id] => 0
[tags] => []
[custom_fields] => []
)
[_relations:protected] => Array
(
)
[_previousValues:protected] => Array
(
)
[_options:protected] => Array
(
)
[_deleted:protected] =>
[_readOnly:protected] =>
[_writePending:protected] =>
[_writeRunning:protected] =>
[_errors:protected] => Array
(
)
[_cascadeSave:protected] => Array
(
)
[_behaviors:protected] =>
)
[12643] => ThemeHouse\XPress\XF\Entity\Thread Object
(
[_uniqueEntityId:XF\Mvc\Entity\Entity:private] => 53
[rootClass:protected] => XF\Entity\Thread
[_useReplaceInto:protected] =>
[_newValues:protected] => Array
(
)
[_values:protected] => Array
(
[thread_id] => 12643
[node_id] => 381
[title] => The RISC-V opportunity for FPGA
[reply_count] => 0
[view_count] => 722
[user_id] => 5
[username] => Daniel Nenni
[post_date] => 1591663624
[sticky] => 0
[discussion_state] => visible
[discussion_open] => 1
[discussion_type] =>
[first_post_id] => 43128
[first_post_reaction_score] => 0
[first_post_reactions] => []
[last_post_date] => 1591663624
[last_post_id] => 43128
[last_post_user_id] => 5
[last_post_username] => Daniel Nenni
[prefix_id] => 0
[tags] => []
[custom_fields] => []
)
[_relations:protected] => Array
(
)
[_previousValues:protected] => Array
(
)
[_options:protected] => Array
(
)
[_deleted:protected] =>
[_readOnly:protected] =>
[_writePending:protected] =>
[_writeRunning:protected] =>
[_errors:protected] => Array
(
)
[_cascadeSave:protected] => Array
(
)
[_behaviors:protected] =>
)
[12639] => ThemeHouse\XPress\XF\Entity\Thread Object
(
[_uniqueEntityId:XF\Mvc\Entity\Entity:private] => 54
[rootClass:protected] => XF\Entity\Thread
[_useReplaceInto:protected] =>
[_newValues:protected] => Array
(
)
[_values:protected] => Array
(
[thread_id] => 12639
[node_id] => 381
[title] => IAR Systems launches support for the RISC-V P extension for Packed-SIMD instructions
[reply_count] => 0
[view_count] => 673
[user_id] => 5
[username] => Daniel Nenni
[post_date] => 1591283356
[sticky] => 0
[discussion_state] => visible
[discussion_open] => 1
[discussion_type] =>
[first_post_id] => 43122
[first_post_reaction_score] => 0
[first_post_reactions] => []
[last_post_date] => 1591283356
[last_post_id] => 43122
[last_post_user_id] => 5
[last_post_username] => Daniel Nenni
[prefix_id] => 0
[tags] => []
[custom_fields] => []
)
[_relations:protected] => Array
(
)
[_previousValues:protected] => Array
(
)
[_options:protected] => Array
(
)
[_deleted:protected] =>
[_readOnly:protected] =>
[_writePending:protected] =>
[_writeRunning:protected] =>
[_errors:protected] => Array
(
)
[_cascadeSave:protected] => Array
(
)
[_behaviors:protected] =>
)
[12623] => ThemeHouse\XPress\XF\Entity\Thread Object
(
[_uniqueEntityId:XF\Mvc\Entity\Entity:private] => 55
[rootClass:protected] => XF\Entity\Thread
[_useReplaceInto:protected] =>
[_newValues:protected] => Array
(
)
[_values:protected] => Array
(
[thread_id] => 12623
[node_id] => 381
[title] => IAR Systems and GigaDevice collaborate to bring powerful RISC-V solutions to the market
[reply_count] => 0
[view_count] => 581
[user_id] => 5
[username] => Daniel Nenni
[post_date] => 1591112264
[sticky] => 0
[discussion_state] => visible
[discussion_open] => 1
[discussion_type] =>
[first_post_id] => 43100
[first_post_reaction_score] => 0
[first_post_reactions] => []
[last_post_date] => 1591112264
[last_post_id] => 43100
[last_post_user_id] => 5
[last_post_username] => Daniel Nenni
[prefix_id] => 0
[tags] => []
[custom_fields] => []
)
[_relations:protected] => Array
(
)
[_previousValues:protected] => Array
(
)
[_options:protected] => Array
(
)
[_deleted:protected] =>
[_readOnly:protected] =>
[_writePending:protected] =>
[_writeRunning:protected] =>
[_errors:protected] => Array
(
)
[_cascadeSave:protected] => Array
(
)
[_behaviors:protected] =>
)
[12622] => ThemeHouse\XPress\XF\Entity\Thread Object
(
[_uniqueEntityId:XF\Mvc\Entity\Entity:private] => 56
[rootClass:protected] => XF\Entity\Thread
[_useReplaceInto:protected] =>
[_newValues:protected] => Array
(
)
[_values:protected] => Array
(
[thread_id] => 12622
[node_id] => 381
[title] => Efinix® Announces Availability of Three RISC-V® SoCs
[reply_count] => 0
[view_count] => 572
[user_id] => 5
[username] => Daniel Nenni
[post_date] => 1591105917
[sticky] => 0
[discussion_state] => visible
[discussion_open] => 1
[discussion_type] =>
[first_post_id] => 43097
[first_post_reaction_score] => 0
[first_post_reactions] => []
[last_post_date] => 1591105917
[last_post_id] => 43097
[last_post_user_id] => 5
[last_post_username] => Daniel Nenni
[prefix_id] => 0
[tags] => []
[custom_fields] => []
)
[_relations:protected] => Array
(
)
[_previousValues:protected] => Array
(
)
[_options:protected] => Array
(
)
[_deleted:protected] =>
[_readOnly:protected] =>
[_writePending:protected] =>
[_writeRunning:protected] =>
[_errors:protected] => Array
(
)
[_cascadeSave:protected] => Array
(
)
[_behaviors:protected] =>
)
[12491] => ThemeHouse\XPress\XF\Entity\Thread Object
(
[_uniqueEntityId:XF\Mvc\Entity\Entity:private] => 57
[rootClass:protected] => XF\Entity\Thread
[_useReplaceInto:protected] =>
[_newValues:protected] => Array
(
)
[_values:protected] => Array
(
[thread_id] => 12491
[node_id] => 381
[title] => The Importance of a Standardized Processor Trace
[reply_count] => 0
[view_count] => 1441
[user_id] => 5
[username] => Daniel Nenni
[post_date] => 1585661769
[sticky] => 0
[discussion_state] => visible
[discussion_open] => 1
[discussion_type] =>
[first_post_id] => 42800
[first_post_reaction_score] => 0
[first_post_reactions] => []
[last_post_date] => 1585661769
[last_post_id] => 42800
[last_post_user_id] => 5
[last_post_username] => Daniel Nenni
[prefix_id] => 0
[tags] => []
[custom_fields] => []
)
[_relations:protected] => Array
(
)
[_previousValues:protected] => Array
(
)
[_options:protected] => Array
(
)
[_deleted:protected] =>
[_readOnly:protected] =>
[_writePending:protected] =>
[_writeRunning:protected] =>
[_errors:protected] => Array
(
)
[_cascadeSave:protected] => Array
(
)
[_behaviors:protected] =>
)
[12425] => ThemeHouse\XPress\XF\Entity\Thread Object
(
[_uniqueEntityId:XF\Mvc\Entity\Entity:private] => 58
[rootClass:protected] => XF\Entity\Thread
[_useReplaceInto:protected] =>
[_newValues:protected] => Array
(
)
[_values:protected] => Array
(
[thread_id] => 12425
[node_id] => 381
[title] => RISC-V Foundation Announces Ratification of the Processor Trace Specification
[reply_count] => 0
[view_count] => 1034
[user_id] => 5
[username] => Daniel Nenni
[post_date] => 1583797604
[sticky] => 0
[discussion_state] => visible
[discussion_open] => 1
[discussion_type] =>
[first_post_id] => 42674
[first_post_reaction_score] => 0
[first_post_reactions] => []
[last_post_date] => 1583797604
[last_post_id] => 42674
[last_post_user_id] => 5
[last_post_username] => Daniel Nenni
[prefix_id] => 0
[tags] => []
[custom_fields] => []
)
[_relations:protected] => Array
(
)
[_previousValues:protected] => Array
(
)
[_options:protected] => Array
(
)
[_deleted:protected] =>
[_readOnly:protected] =>
[_writePending:protected] =>
[_writeRunning:protected] =>
[_errors:protected] => Array
(
)
[_cascadeSave:protected] => Array
(
)
[_behaviors:protected] =>
)
[12373] => ThemeHouse\XPress\XF\Entity\Thread Object
(
[_uniqueEntityId:XF\Mvc\Entity\Entity:private] => 59
[rootClass:protected] => XF\Entity\Thread
[_useReplaceInto:protected] =>
[_newValues:protected] => Array
(
)
[_values:protected] => Array
(
[thread_id] => 12373
[node_id] => 381
[title] => Imperas announces first reference model with UVM encapsulation for RISC-V verification
[reply_count] => 0
[view_count] => 924
[user_id] => 5
[username] => Daniel Nenni
[post_date] => 1582559080
[sticky] => 0
[discussion_state] => visible
[discussion_open] => 1
[discussion_type] =>
[first_post_id] => 42610
[first_post_reaction_score] => 0
[first_post_reactions] => []
[last_post_date] => 1582559080
[last_post_id] => 42610
[last_post_user_id] => 5
[last_post_username] => Daniel Nenni
[prefix_id] => 0
[tags] => []
[custom_fields] => []
)
[_relations:protected] => Array
(
)
[_previousValues:protected] => Array
(
)
[_options:protected] => Array
(
)
[_deleted:protected] =>
[_readOnly:protected] =>
[_writePending:protected] =>
[_writeRunning:protected] =>
[_errors:protected] => Array
(
)
[_cascadeSave:protected] => Array
(
)
[_behaviors:protected] =>
)
[12302] => ThemeHouse\XPress\XF\Entity\Thread Object
(
[_uniqueEntityId:XF\Mvc\Entity\Entity:private] => 60
[rootClass:protected] => XF\Entity\Thread
[_useReplaceInto:protected] =>
[_newValues:protected] => Array
(
)
[_values:protected] => Array
(
[thread_id] => 12302
[node_id] => 381
[title] => Highlights from the 2019 RISC-V Summit: a Look at the Future of Computing
[reply_count] => 0
[view_count] => 1240
[user_id] => 5
[username] => Daniel Nenni
[post_date] => 1579945580
[sticky] => 0
[discussion_state] => visible
[discussion_open] => 1
[discussion_type] =>
[first_post_id] => 42507
[first_post_reaction_score] => 0
[first_post_reactions] => []
[last_post_date] => 1579945580
[last_post_id] => 42507
[last_post_user_id] => 5
[last_post_username] => Daniel Nenni
[prefix_id] => 0
[tags] => []
[custom_fields] => []
)
[_relations:protected] => Array
(
)
[_previousValues:protected] => Array
(
)
[_options:protected] => Array
(
)
[_deleted:protected] =>
[_readOnly:protected] =>
[_writePending:protected] =>
[_writeRunning:protected] =>
[_errors:protected] => Array
(
)
[_cascadeSave:protected] => Array
(
)
[_behaviors:protected] =>
)
[12258] => ThemeHouse\XPress\XF\Entity\Thread Object
(
[_uniqueEntityId:XF\Mvc\Entity\Entity:private] => 61
[rootClass:protected] => XF\Entity\Thread
[_useReplaceInto:protected] =>
[_newValues:protected] => Array
(
)
[_values:protected] => Array
(
[thread_id] => 12258
[node_id] => 381
[title] => Semico Forecasts Strong Growth for RISC-V
[reply_count] => 0
[view_count] => 1160
[user_id] => 5
[username] => Daniel Nenni
[post_date] => 1579090280
[sticky] => 0
[discussion_state] => visible
[discussion_open] => 1
[discussion_type] =>
[first_post_id] => 42455
[first_post_reaction_score] => 0
[first_post_reactions] => []
[last_post_date] => 1579090280
[last_post_id] => 42455
[last_post_user_id] => 5
[last_post_username] => Daniel Nenni
[prefix_id] => 0
[tags] => []
[custom_fields] => []
)
[_relations:protected] => Array
(
)
[_previousValues:protected] => Array
(
)
[_options:protected] => Array
(
)
[_deleted:protected] =>
[_readOnly:protected] =>
[_writePending:protected] =>
[_writeRunning:protected] =>
[_errors:protected] => Array
(
)
[_cascadeSave:protected] => Array
(
)
[_behaviors:protected] =>
)
[12205] => ThemeHouse\XPress\XF\Entity\Thread Object
(
[_uniqueEntityId:XF\Mvc\Entity\Entity:private] => 62
[rootClass:protected] => XF\Entity\Thread
[_useReplaceInto:protected] =>
[_newValues:protected] => Array
(
)
[_values:protected] => Array
(
[thread_id] => 12205
[node_id] => 381
[title] => Wind River Announces RISC-V Support for VxWorks RTOS
[reply_count] => 0
[view_count] => 1197
[user_id] => 5
[username] => Daniel Nenni
[post_date] => 1576689366
[sticky] => 0
[discussion_state] => visible
[discussion_open] => 1
[discussion_type] =>
[first_post_id] => 42366
[first_post_reaction_score] => 0
[first_post_reactions] => []
[last_post_date] => 1576689366
[last_post_id] => 42366
[last_post_user_id] => 5
[last_post_username] => Daniel Nenni
[prefix_id] => 0
[tags] => []
[custom_fields] => []
)
[_relations:protected] => Array
(
)
[_previousValues:protected] => Array
(
)
[_options:protected] => Array
(
)
[_deleted:protected] =>
[_readOnly:protected] =>
[_writePending:protected] =>
[_writeRunning:protected] =>
[_errors:protected] => Array
(
)
[_cascadeSave:protected] => Array
(
)
[_behaviors:protected] =>
)
[12189] => ThemeHouse\XPress\XF\Entity\Thread Object
(
[_uniqueEntityId:XF\Mvc\Entity\Entity:private] => 63
[rootClass:protected] => XF\Entity\Thread
[_useReplaceInto:protected] =>
[_newValues:protected] => Array
(
)
[_values:protected] => Array
(
[thread_id] => 12189
[node_id] => 381
[title] => Cobham Releases RISC-V Processor IP Core
[reply_count] => 0
[view_count] => 1053
[user_id] => 5
[username] => Daniel Nenni
[post_date] => 1576243917
[sticky] => 0
[discussion_state] => visible
[discussion_open] => 1
[discussion_type] =>
[first_post_id] => 42350
[first_post_reaction_score] => 0
[first_post_reactions] => []
[last_post_date] => 1576243917
[last_post_id] => 42350
[last_post_user_id] => 5
[last_post_username] => Daniel Nenni
[prefix_id] => 0
[tags] => []
[custom_fields] => []
)
[_relations:protected] => Array
(
)
[_previousValues:protected] => Array
(
)
[_options:protected] => Array
(
)
[_deleted:protected] =>
[_readOnly:protected] =>
[_writePending:protected] =>
[_writeRunning:protected] =>
[_errors:protected] => Array
(
)
[_cascadeSave:protected] => Array
(
)
[_behaviors:protected] =>
)
[12188] => ThemeHouse\XPress\XF\Entity\Thread Object
(
[_uniqueEntityId:XF\Mvc\Entity\Entity:private] => 64
[rootClass:protected] => XF\Entity\Thread
[_useReplaceInto:protected] =>
[_newValues:protected] => Array
(
)
[_values:protected] => Array
(
[thread_id] => 12188
[node_id] => 381
[title] => Hex Five Announces General Availability of MultiZone™ Security for Linux – The First Commercial Enclave for RISC-V processors
[reply_count] => 0
[view_count] => 1013
[user_id] => 5
[username] => Daniel Nenni
[post_date] => 1576243826
[sticky] => 0
[discussion_state] => visible
[discussion_open] => 1
[discussion_type] =>
[first_post_id] => 42349
[first_post_reaction_score] => 0
[first_post_reactions] => []
[last_post_date] => 1576243826
[last_post_id] => 42349
[last_post_user_id] => 5
[last_post_username] => Daniel Nenni
[prefix_id] => 0
[tags] => []
[custom_fields] => []
)
[_relations:protected] => Array
(
)
[_previousValues:protected] => Array
(
)
[_options:protected] => Array
(
)
[_deleted:protected] =>
[_readOnly:protected] =>
[_writePending:protected] =>
[_writeRunning:protected] =>
[_errors:protected] => Array
(
)
[_cascadeSave:protected] => Array
(
)
[_behaviors:protected] =>
)
[12187] => ThemeHouse\XPress\XF\Entity\Thread Object
(
[_uniqueEntityId:XF\Mvc\Entity\Entity:private] => 65
[rootClass:protected] => XF\Entity\Thread
[_useReplaceInto:protected] =>
[_newValues:protected] => Array
(
)
[_values:protected] => Array
(
[thread_id] => 12187
[node_id] => 381
[title] => Antmicro and zGlue release rapid turnaround chiplet-based GEM ASIC
[reply_count] => 0
[view_count] => 973
[user_id] => 5
[username] => Daniel Nenni
[post_date] => 1576243778
[sticky] => 0
[discussion_state] => visible
[discussion_open] => 1
[discussion_type] =>
[first_post_id] => 42348
[first_post_reaction_score] => 0
[first_post_reactions] => []
[last_post_date] => 1576243778
[last_post_id] => 42348
[last_post_user_id] => 5
[last_post_username] => Daniel Nenni
[prefix_id] => 0
[tags] => []
[custom_fields] => []
)
[_relations:protected] => Array
(
)
[_previousValues:protected] => Array
(
)
[_options:protected] => Array
(
)
[_deleted:protected] =>
[_readOnly:protected] =>
[_writePending:protected] =>
[_writeRunning:protected] =>
[_errors:protected] => Array
(
)
[_cascadeSave:protected] => Array
(
)
[_behaviors:protected] =>
)
[12186] => ThemeHouse\XPress\XF\Entity\Thread Object
(
[_uniqueEntityId:XF\Mvc\Entity\Entity:private] => 66
[rootClass:protected] => XF\Entity\Thread
[_useReplaceInto:protected] =>
[_newValues:protected] => Array
(
)
[_values:protected] => Array
(
[thread_id] => 12186
[node_id] => 381
[title] => CODASIP TEAMS UP WITH WESTERN DIGITAL TO SUPPORT ADOPTION OF OPEN-SOURCE PROCESSORS
[reply_count] => 0
[view_count] => 997
[user_id] => 5
[username] => Daniel Nenni
[post_date] => 1576243742
[sticky] => 0
[discussion_state] => visible
[discussion_open] => 1
[discussion_type] =>
[first_post_id] => 42347
[first_post_reaction_score] => 0
[first_post_reactions] => []
[last_post_date] => 1576243742
[last_post_id] => 42347
[last_post_user_id] => 5
[last_post_username] => Daniel Nenni
[prefix_id] => 0
[tags] => []
[custom_fields] => []
)
[_relations:protected] => Array
(
)
[_previousValues:protected] => Array
(
)
[_options:protected] => Array
(
)
[_deleted:protected] =>
[_readOnly:protected] =>
[_writePending:protected] =>
[_writeRunning:protected] =>
[_errors:protected] => Array
(
)
[_cascadeSave:protected] => Array
(
)
[_behaviors:protected] =>
)
[12185] => ThemeHouse\XPress\XF\Entity\Thread Object
(
[_uniqueEntityId:XF\Mvc\Entity\Entity:private] => 67
[rootClass:protected] => XF\Entity\Thread
[_useReplaceInto:protected] =>
[_newValues:protected] => Array
(
)
[_values:protected] => Array
(
[thread_id] => 12185
[node_id] => 381
[title] => Tensorflow Lite in Zephyr on LiteX/VexRiscv
[reply_count] => 0
[view_count] => 889
[user_id] => 5
[username] => Daniel Nenni
[post_date] => 1576243707
[sticky] => 0
[discussion_state] => visible
[discussion_open] => 1
[discussion_type] =>
[first_post_id] => 42346
[first_post_reaction_score] => 0
[first_post_reactions] => []
[last_post_date] => 1576243707
[last_post_id] => 42346
[last_post_user_id] => 5
[last_post_username] => Daniel Nenni
[prefix_id] => 0
[tags] => []
[custom_fields] => []
)
[_relations:protected] => Array
(
)
[_previousValues:protected] => Array
(
)
[_options:protected] => Array
(
)
[_deleted:protected] =>
[_readOnly:protected] =>
[_writePending:protected] =>
[_writeRunning:protected] =>
[_errors:protected] => Array
(
)
[_cascadeSave:protected] => Array
(
)
[_behaviors:protected] =>
)
[12184] => ThemeHouse\XPress\XF\Entity\Thread Object
(
[_uniqueEntityId:XF\Mvc\Entity\Entity:private] => 68
[rootClass:protected] => XF\Entity\Thread
[_useReplaceInto:protected] =>
[_newValues:protected] => Array
(
)
[_values:protected] => Array
(
[thread_id] => 12184
[node_id] => 381
[title] => Curated List of RISC-V Education Materials Now Available
[reply_count] => 0
[view_count] => 918
[user_id] => 5
[username] => Daniel Nenni
[post_date] => 1576243623
[sticky] => 0
[discussion_state] => visible
[discussion_open] => 1
[discussion_type] =>
[first_post_id] => 42345
[first_post_reaction_score] => 0
[first_post_reactions] => []
[last_post_date] => 1576243623
[last_post_id] => 42345
[last_post_user_id] => 5
[last_post_username] => Daniel Nenni
[prefix_id] => 0
[tags] => []
[custom_fields] => []
)
[_relations:protected] => Array
(
)
[_previousValues:protected] => Array
(
)
[_options:protected] => Array
(
)
[_deleted:protected] =>
[_readOnly:protected] =>
[_writePending:protected] =>
[_writeRunning:protected] =>
[_errors:protected] => Array
(
)
[_cascadeSave:protected] => Array
(
)
[_behaviors:protected] =>
)
)
[populated:protected] => 1
)
WP_Widget_Media_Image Instance: 12Array
(
[display_widget_title] => on
[size] => full
[width] => 400
[height] => 400
[caption] =>
[alt] => Aldec PCIe Verification Webinar SemiWiki
[link_type] => custom
[link_url] => https://bit.ly/2GaJBb9
[image_classes] =>
[link_classes] =>
[link_rel] =>
[link_target_blank] =>
[image_title] =>
[attachment_id] => 291496
[url] => https://semiwiki.com/wp-content/uploads/2020/10/Aldec-PCIe-Verification-Webinar-SemiWiki.jpg
[title] =>
[rw_opt] => Array
(
[widget_select] => 1
[pageid_281769] => 1
[pageid_281772] => 1
)
[display_widget_mobile] =>
)
TSMC Sets the Stage for a Great 2021!