800x100 static WP 3

(Japan) Standard Cell Characterization Engineer/ Tech. Manager

(Japan) Standard Cell Characterization Engineer/ Tech. Manager
by Daniel Nenni on 07-07-2020 at 10:34 am

  • Full Time
  • Japan
  • Applications have closed

Website TSMC

Description
– Define and implement standard cell characterization methodology for leading edge technology.

– Path finding and innovation of new cell and/or new feature characterization

– Define sub threshold voltage characterization for IoT application.

– Develop best-in-class library characterization production flow to meet advanced customers’ requirement.

– Communication with EDA tool vendor to resolve issues found in production.

Qualifications
– BCH degree with 10 years of experiences/ MST degree with 3 years of experience /PhD degree in relevant field.

– In-depth understanding of Liberty format (NLDM, CCS, ECSM) and transistor level spice simulation.

– Knowledge of static timing, power, EMIR analysis using EDA tools.

– Statistical variation simulation and analysis, including LVF.

– Hands-on coding experience of Perl and/or Python.

– Good command of Japanese.

– Strong written and oral communication skills in English is a plus.

Share this post via: