hip webinar automating integration workflow 800x100 (1)

Synthesis/DFT/Verification Engineer

Synthesis/DFT/Verification Engineer
by Daniel Nenni on 09-05-2020 at 5:23 pm

Website TSMC

Description
1.Architect test plan for Key customer’s and platform’s Test Vehicles(TV)

2.Develop advanced design for Testing flow

3.Support DFT flow on TV

4.Support STA signoff on TV

5.Presim/Postsim support on TV

Qualifications
1.Master and above

2.EE/CS

3.Expert-level on SNPS DFT and Mentor mBIST flows

4.STA knowledge is required

Share this post via: