hip webinar automating integration workflow 800x100 (1)

Standard Cell QC Engineer

Standard Cell QC Engineer
by Daniel Nenni on 08-19-2020 at 7:10 pm

Website TSMC

Description
1.Responsible for library quality and library release on time

2.Enable customer application flow with library and EDA tools

3.Issue clarification and coordinate with cross function team/vendors to come out solution

4.Maintain central quality check flow and focus on performance boost and robustness enhancement

Qualifications
1.We are looking for talents in the areas of VLSI design flow and chip sign-off process

2.CS and EE master is a must

3.2+ years Python/Perl/TCL programming experience

 

4.Familiarity with design and characterization tool in EDA house like Cadence, Synopsys, and Mentor

5.Strong communication skill and common sense

Share this post via: