SemiWiki Podcast Banner

Synthesis & STA Design Engineer

Synthesis & STA Design Engineer
by Admin on 05-26-2022 at 4:38 pm

Website Flex Logix

We are looking for a Synthesis & STA Engineer to contribute to delivering high standard EFLX (embedded FPGA) and nnMAX (Inference accelerator) cores in advance technology nodes. You will work closely with the Architect, Designer and Implementation team in developing IPs. You will work on setting up flows, writing timing constraints, running synthesis, fixing timing paths, and timing signoff.

We are looking for passionate Engineers that desire to be part of an aggressive, venture-backed startup team that is changing chip architecture. We have an entrepreneurial spirit that is innovative and brings our AI solution to life.


  • Deploy synthesis and STA flows with industry standard tools
  • Setting up synthesis methodology to optimize design
  • Writing and validating timing constraints
  • Signoff timing closure
  • Generating timing model (LIB) for IPs
  • Develop and validate high performance low power clock network guidelines
  • Generate and Implement ECOs to fix timing, noise
  • Participate in establishing CAD and Design methodologies for correct by construction designs

Required Experience:

  • 7+ years of Synthesis and Static Timing Analysis experience on IP and/or SOC designs
  • Deep Knowledge about industry standards and practices in Synthesis, including Physically aware synthesis and Static Timing Analysis
  • Power user of industry standard STA & Synthesis tools
  • Hands-on experience in Timing Constraints / SDC
  • Deep understanding of timing corners, operating modes, OCV, cross-talk, noise, signoff criteria
  • Hands-on experience in Logic Equivalency Checking / Formal Verification
  • Familiar with Functional and Timing ECO techniques
  • Familiar with DFT functionality and implementation
  • Shown Knowledge of Basic Architecture and HDL languages like Verilog to be able to work with logic design team for timing fixes
  • Deep Understanding of scripting languages such as Perl/python/Tcl
  • Familiar with digital implementation flows and methodology
  • Bachelors or Master’s Degree in EE/CS required

Preferred Experience

  • Clocking
  • RTL design
  • Physical Design / Implementation
  • Physical Verification
  • Power optimization
Apply for job

To view the job application please visit

Share this post via: