You are currently viewing SemiWiki as a guest which gives you limited access to the site. To view blog comments and experience other SemiWiki features you must be a registered member. Registration is fast, simple, and absolutely free so please,
join our community today !
RTL/LTE by Admin on 05-03-2023 at 11:53 am
Job Description
Understanding the Bus/clock/power architecture
Integrating of multiple sub-systems to Modem Top
Running Synthesis/Lint/LEC/other Integrations flows
Analyzing the overall system for optimizations
Participating System-level analysis for Optimized structure
Identifying the system level verification scenarios
Debugging/Fixing the complex issues.
Experience in PACDC, RDC is plus.
Experience in RTL design & Integration of Base-band or any complex SOC architectures
Experience in analyzing & debugging complex architectures
Hands on system-level verification is Plus
In-depth knowledge in Linting/Synthesis/Timing Analysis/LEC flows.
Excellent analytical, Programming and debugging skills.
Skills
RTL design/integration
System-level verification
Timing-Analysis
Lint
LEC Flows
Share this post via:
Post navigation
IEDM 2025 – TSMC 2nm Process Disclosure – How Does it Measure Up?