SemiWiki 800x100 U 40 Nominations February

R&D Engineer, I

R&D Engineer, I
by Admin on 01-04-2023 at 2:19 pm

Website Synopsys

Academic Qualification

  • B.E / M.E. in Electronic & Communication / Computer Science Engineering

Skills Required

  • Programming concepts in C/C++, OOPS
  • Should have good knowledge of digital design concepts.
  • Knowledge of HDL language System Verilog, Verilog required.
  • Experience with Perl / TCL / some scripting language is a plus.
  • Protocol knowledge of protocols like ENET, HDMI. MIPI, AMBA, UART is added advantage.
  • Knowledge of UVM and Functional verification is added advantage
  • Good communication skills and team player.
  • Must be resourceful to complete assigned tasks within limited resources.
Apply for job

To view the job application please visit sjobs.brassring.com.

Share this post via: