Website Siemens EDA
Mentor, a Siemens company, is the longest standing Electronic Design Automation company in the world and over the last 30 years has amassed the finest technology portfolio in the business. Our software tools span the full breadth semiconductor and electrical systems solutions including integrated circuit design and verification, PCB design & manufacturing solutions, cable harness design tools, and embedded software.
We are looking for a highly motivated software engineer to join the R&D team developing Design-for-Test tools as part of the Tessent product line. These advanced tools are part of the industry-leading Tessent platform and are vital for testing and validating ICs that are being built across the semiconductor industry.
The candidate will be responsible for designing and implementing software products/features including writing specifications, planning, schedule estimation, and implementation keeping in mind the project timelines, objectives, and goals. Tessent DFT solutions focus on test insertion and testability analysis not only at the gate-level but at RTL as well. As the complexity of designs keeps on increasing along with shrinking design cycles, there is a trend across the industry to push much of the DFT analysis, insertion, and validations at RTL. Therefore, the candidate should have very good knowledge of RTL and design flows along with C++ programming to develop tools that will work for RTL and gate-level designs. The candidate should be conversant with System Verilog and VHDL so that he/she will be able to develop tools that analyze, introspect, and modify the RTL.
The candidate will be responsible for collaborating with other engineers that are part of the development, quality assurance, technical marketing, technical publications, and customer support teams to enable timely delivery of high quality products.
Self-motivation, ownership of technical problems, results driven positive attitude, solid teamwork, and good communication skills are essential for success within the business unit.
The successful candidates must possess the following combination of education and experience.
• BS/MS/Ph.D. in Computer Science, Electrical or Computer Engineering, or other related field.
• 3+ years of Software Engineering experience in C++/Unix and Tcl.
• Good knowledge of digital logic design along with hardware description languages, such as Verilog, System Verilog, and VHDL.
• Knowledge of DFT and best known industry practices are desirable.
• Knowledge and experience in all aspects of a design flow – such as test, synthesis, simulation, formal verification, and timing optimization, is necessary.
• Strong analysis, design, and problem solving skills along with object oriented programming practices.
• Attention to details and the ability to accurately estimate software tasks and delivery on schedule.
• Good verbal, written, and interpersonal communication skills