CEVA PentaG RAN Banner SemiWiki 800x100 220907

Layout Engineer/Manager

Layout Engineer/Manager
by Admin on 05-28-2020 at 8:23 pm

  • Full Time
  • Japan

Website TSMC

Description

● RDR design rules optimization.

● Develop Standard Cell/IO Library Memory and Analog IPs in advanced technology.

● Develop Memory IPs, Compiler and Test Vehicle.

● Develop Standard Cell/IO Library and Analog. IPs

● Provide design rules trade-off on area and performance.

● Find layout solution for Standard Cell/IO Library Memory and Analog IPs to reduce RDR impact on area.

Qualifications

● BCH and above degree in EE or Engineering related field with 3+ years of working experiences.

● Expertise on std. Cell, SRAM, IO and analog layout and familiar with customers usage on those IPs.

● Layout expertise of SRAM (first priority), Standard cell, IO, Analog, Process and Device background will be a plus.

● Be able to communicate with customer in English is a plus.

Apply for job

To view the job application please visit tsmc.taleo.net.

Share this post via: