Virtual Engineering Week is bringing a full week of best-in-class education to the global design, engineering, and manufacturing communities. Join us each morning to hear from medical device industry professionals during the Medtech Mornings series, and in the afternoons to learn from engineering and manufacturing experts in areas like 3D printing, smart manufacturing, packaging, materials …
Photons light the way for high-performance computing Driven by the exponential growth in data and the need for high performance with low power, photonics is becoming a disrupting force in high-performance computing (HPC) architectures. The unique properties of light make it possible to create innovative low-power processing chiplets. However, these need to be connected to …
Continue reading "Photonics Contribution to High-Performance Computing"
The Mentor User Conference Dec 1, 2020 Virtual 9:00 AM - 2:40 PM CET Register Overview U2U is your opportunity to learn, share, and network with fellow technical experts who design leading-edge products using Mentor tools. Dedicated to end-users of Mentor EDA solutions, this one-day virtual conference is free to attend and includes innovative keynotes from …
Register For This Web Seminar Online - Dec 8, 2020 8:00 AM - 9:00 AM US/Pacific Convert to Local Time Register Overview Intuitive and easy to use, Codelink Software Debug Environment automates debugging for embedded software and correlates embedded software and hardware debug of complex SoC’s. During debug, Visualizer with Codelink allows embedded software to …
A Virtual Experience –December 8 Time: 9:00am PST As designs become larger and more complex, the compute power required by timing signoff has become more demanding than ever. To address this problem, TSMC, Microsoft, and Cadence collaborated to develop methodologies to accelerate signoff using Cadence® signoff solutions running on the Cadence CloudBurst™ Platform hosted in …
December 8, 2020 9:00 am (PST) Register Overview The scientific and the defense communities need to receive and process information occupying ever-wider portions of the electromagnetic (EM) spectrum. This can often create an analog-to-digital conversion “bottleneck.” Analog photonic channelization, linearization, and frequency conversion systems can be designed to alleviate this bottleneck. Moreover, the low loss …
Continue reading "Webinar: Analog Photonic Systems: Features and Techniques to Optimize Performance"
Save the dates now for RISC-V Summit 2020: December 8-10, Members Only Day: December 7
Attend RISC-V Summit in San Jose to be part of the disruptive force transforming the microprocessor IP market through open standard collaboration. Registration will be opening soon - stay tuned!
Cadence Virtuoso is by far the most popular layout tool for IC design. This is especially true at advanced process nodes. One of the key reasons for this is its built-in extension language, SKILL. SKILL is a powerful tool to add time saving and customized functionality to the Virtuoso layout editor. For analog and custom …
Continue reading "Increase Your Layout Team’s Productivity with SkillCAD"
Register For This Web Seminar Online - Dec 9, 2020 11:00 AM - 12:00 PM US/Eastern Convert to Local Time Register Overview One area that can save significant cost that many designers and managers don’t consider is designing your own PCB panels. You can learn from an expert how to get more efficient use out …
Continue reading "Lowering your PCB Costs through Panelization"
Americas: December 9, 2020 | 11:00 AM - 4:00 PM EST Japan: December 10, 2020 | 11:00 AM - 4:00 PM JST China: December 10, 2020 | 11:00 AM - 4:00 PM CST Europe: December 10, 2020 | 11:00 AM - 4:00 PM CET Now in its 20th year, IESF is a global conference program …
Continue reading "Virtual IESF Automotive Design and Engineering Conference"
December, 9-11, 2020 Virtual Conference IDW consists of workshops technically categorized into specialized fields playing important roles in information display technologies. This year one workshop will be held as a topical session. Each workshop organizes its own sessions which consist of oral presentations by invited/contributing speakers and poster presentations where detailed and fruitful discussions on …
The IESF 2020 conference program, now in its 20th year, is traditionally held in Detroit, San Jose, Japan, India, and Germany. For the first time, the event in 2020 will be held virtually, starting on Dec 9 in the US and repeated in Asian and European time zones. IESF special themes this year will include …
The complexity of clock and reset architectures in modern-day SoCs has increased significantly, accentuating the criticality of safe clock and reset domain crossings (CDCs, RDCs). Relying on conventional approaches like structural analysis and limited functional checks followed by manual dispositioning of violations adds the significant risk of finding a critical CDC/RDC bug late in the …
Continue reading "Webinar: Introducing the JasperGold CDC App"
Whatever stage of your AI journey, we have the most relevant content for you with dedicated tracks. They are designed to provide our audience with the opportunity to dig even deeper into the adoption and implementation opportunities presented by AI and how they can deliver scalable AI strategies delivering real ROI. Initiate Track Driving value …
"This period of pandemic and confinement has fostered telework and remote relationships. As a result, data transfers around the world have increased dramatically. During its annual Devices Workshop, CEA-Leti will share its vision on the management of data in all its forms, from capture to safe restitution. Join CEA-Leti in virtual mode for a remote discussion …
This period of pandemic and confinement has fostered telework and remote relationships. As a result, data transfers around the world have increased dramatically. During its annual Devices Workshop, CEA-Leti will share its vision on the management of data in all its forms, from capture to safe restitution. PROGRAM Efficient and frugal solutions for date-deluge management …
December 15, 2020 10 AM EDT / 3 PM BST / 7:30 PM IST Venue: Online Simulation-based digital twins of electrified systems can be used throughout the product lifecycle from design to operations and maintenance. These digital twins act as virtual sensors, monitoring the health and remaining useful life of components in electrified systems. They …
This presentation will discuss the various data paths in 5G systems and how Multiphysics analysis can help design these paths to allow for maximum data integrity. December 15, 2020 3:00 PM (CET) Venue: Online The evolution of 5G systems is rooted in the consistently increasing need for more data. Whether the application is future medical …
December 15, 2020 4 AM EST / 9 AM GMT / 10 AM CET Venue: Online Establishing a connected vehicle infrastructure requires 5G technology and a stable link across a variety of communication channels. Simulating these scenarios allows engineers to predict reliability and requires advanced asymptotic solvers for managing key geometry size versus wavelength tradeoffs …
Club Formal India - 2020 The Forum for Formal Verification Users A Digital Event - December 15 Cadence is pleased to once again bring you Club Formal, a platform for formal verification experts to come together and discuss the latest in formal technologies, including challenges, benefits, and best practices. Hear from your peers on how …
