Semiwiki 400x100 1 final
WP_Term Object
(
    [term_id] => 50
    [name] => Events
    [slug] => events
    [term_group] => 0
    [term_taxonomy_id] => 50
    [taxonomy] => category
    [description] => 
    [parent] => 0
    [count] => 1314
    [filter] => raw
    [cat_ID] => 50
    [category_count] => 1314
    [category_description] => 
    [cat_name] => Events
    [category_nicename] => events
    [category_parent] => 0
)
Events
Posted on by Daniel Payne

IC Cell Library Characterization at DAC

IC Cell Library Characterization at DAC
by Daniel Payne on 06-21-2012 at 8:10 pm
Categories: EDA, Events
2 Comments

Edmond Macaluso, President of Z-Circuit Automation met with me at DAC on Tuesday afternoon to provide an overview of how their EDA tools characterize cell libraries.

Notes

What’s New?
Enhanced our validation flow to crosscheck all the views produce by our characterization tools, to make sure they are consistant with SPICE netlist.

Customers?
Large semiconductor companies on low-power models, multi-voltage, power gating techniques.

Number of customers in general: 10-20 customers in US and Taiwan (Maojet is distributor in Taiwan). ROth and Yelnik are distributors in US.

Evaluation of tools: weeks to months of time.

Char – std cells, IO pad and Memory char with one tool. Fast. Accurate. Complex cell characterization, specialty cells, low power modeling.

WOrks with any SPICE simulator, even Fast SPICE simulators.

Primary competitors: Cadence, Synopsys, Magma (SiliconSmart).

3rd party programs: Synopsys inSync, HSPICE Integrator. Mentor OpenDoor. Cadence Connections.

20nm challenges – low power is more difficult, more voltage maps and voltage domains.

How do you characterize for reliability effects?
Aging effects will be added.

Share this post via:

Comments

2 Replies to “IC Cell Library Characterization at DAC”

You must register or log in to view/post comments.