AI Models on Edge GPUs
WP_Term Object
(
    [term_id] => 178
    [name] => IP
    [slug] => ip
    [term_group] => 0
    [term_taxonomy_id] => 178
    [taxonomy] => category
    [description] => Semiconductor Intellectual Property
    [parent] => 0
    [count] => 2102
    [filter] => raw
    [cat_ID] => 178
    [category_count] => 2102
    [category_description] => Semiconductor Intellectual Property
    [cat_name] => IP
    [category_nicename] => ip
    [category_parent] => 0
    [is_post] => 
)

WEBINAR: Porting, Analysing & Optimising AI Models onto Edge GPUs

WEBINAR: Porting, Analysing & Optimising AI Models onto Edge GPUs
by Daniel Nenni on 11-06-2026 at 6:00 am

Edge GPU AI webinar banner

Modern AI models are opening up new possibilities at the edge. Turning those possibilities into responsive, efficient applications, however, requires more than choosing hardware with an impressive TOPS figure. Developers need to understand how models behave on their target devices, where performance is lost, and which optimisations… Read More


Ceva and Mobilint Bring Physical AI Closer to Everyday Devices

Ceva and Mobilint Bring Physical AI Closer to Everyday Devices
by Daniel Nenni on 11-05-2026 at 8:00 am

REGULUS Powers the Intelligent Factory

Physical AI is moving closer to everyday reality, and a new collaboration between Ceva and Mobilint offers an encouraging example of how that progress can reach commercial devices. Mobilint’s REGULUS edge AI System-on-Chip brings together Ceva’s SensPro AI DSP and NeuPro-Nano NPU, marking the first production deployment … Read More


The $725 Million Chip Development: Why Execution Risk, Not IP Cost, Now Dictates Advanced-Node Survival

The $725 Million Chip Development: Why Execution Risk, Not IP Cost, Now Dictates Advanced-Node Survival
by Kalar Rajendiran on 11-05-2026 at 6:00 am

The Real Value of Predictable Execution

The philosophy of relying on a single, unified IP stack to lower your total cost of ownership is not a new concept invented just for the AI era. Semiconductor engineering teams have been weighing the trade-offs of piecemeal versus integrated intellectual property sourcing for decades. In previous process generations, veering… Read More


CTO Interview with Taylor Barton of Certus Semiconductor

CTO Interview with Taylor Barton of Certus Semiconductor
by Daniel Nenni on 11-04-2026 at 12:00 pm

Smaller footprint, greater possibility

Taylor Barton is a Lead Analog/Mixed-Signal and I/O IC Design Engineer at Certus Semiconductor, where he has worked since December 2022. He has designed more than 20 silicon-proven I/O and ESD libraries and has led analog and I/O IP projects, including ADC and SerDes designs. Taylor holds B.S. and M.S. degrees in Electrical Engineering… Read More


CTO Interview with Ed Plowman of Imagination Technologies

CTO Interview with Ed Plowman of Imagination Technologies
by Daniel Nenni on 11-03-2026 at 12:00 pm

Turning TOPS into useful work

Ed Plowman is Chief Technology Officer at Imagination Technologies, where he leads technology strategy, advanced architecture research and long-term innovation initiatives. He focuses on the convergence of graphics, compute and artificial intelligence, helping shape the next generation of efficient and adaptable computing… Read More


IP update from Alphacore at DAC 2026

IP update from Alphacore at DAC 2026
by Daniel Payne on 11-03-2026 at 10:00 am

alphacore at dac 2026

Rusafa Shahreen, Director of Technical Marketing at Alphacore met with me at DAC 2026 to provide an update on what’s new in their IP for AMS, RF, imaging and rad-hard designs. Her background includes MSEE and MBA degrees, plus seven years at Alphacore in Arizona. The founders of the company have a rad-hard background and their early… Read More


Ceva’s next NeuPro generation opens new possibilities across AI

Ceva’s next NeuPro generation opens new possibilities across AI
by Daniel Nenni on 11-03-2026 at 8:00 am

CEVA NEUPRO NPU portfolio

Ceva is broadening the possibilities for AI silicon with a new generation of its NeuPro neural processing unit portfolio, bringing a common architecture and unified software environment to applications spanning sensors, intelligent devices and cloud infrastructure.

Announced on October 28, the portfolio reflects an opportunity:… Read More


Interview with Sweta Gupta, VP of Engineering of Analog Bits

Interview with Sweta Gupta, VP of Engineering of Analog Bits
by Daniel Nenni on 11-02-2026 at 12:00 pm

Sweta Gupta in analog innovation

Sweta Gupta is the Vice President of Engineering at Analog Bits, where she leads development and execution of mixed-signal IP’s, managing circuit and layout teams.

Ms. Gupta has been a part of the Analog Bits team since 2004 and she has successfully managed and delivered high quality IP’s including low jitter PLL’s, low power crystal… Read More


Ceva’s Next-Generation NeuPro Brings a Unified AI Platform from Sensors to Infrastructure

Ceva’s Next-Generation NeuPro Brings a Unified AI Platform from Sensors to Infrastructure
by Daniel Nenni on 10-28-2026 at 4:00 am

NeuPro Sensors to AI infrastructure

Ceva is expanding the reach of its neural processing technology with a next-generation NeuPro portfolio designed to serve everything from always-on sensors to AI infrastructure. The announcement introduces four NPU families sharing a common architecture and unified software stack, giving semiconductor developers a consistent… Read More


S2C Targets Faster RISC-V Bring-Up With Prototyping and AI

S2C Targets Faster RISC-V Bring-Up With Prototyping and AI
by Daniel Nenni on 10-27-2026 at 6:00 am

S2C advances RISC V FPGA development

S2C showcased FPGA prototyping and AI-assisted debugging at the sixth RISC-V Summit China, outlining how developers can validate complex processor designs and begin software development before first silicon. Its demonstrations connected three stages of that effort: running substantial RISC-V systems on FPGA hardware,… Read More