ChipAgents AI Verification Webinar Banner
WP_Term Object
(
    [term_id] => 178
    [name] => IP
    [slug] => ip
    [term_group] => 0
    [term_taxonomy_id] => 178
    [taxonomy] => category
    [description] => Semiconductor Intellectual Property
    [parent] => 0
    [count] => 2105
    [filter] => raw
    [cat_ID] => 178
    [category_count] => 2105
    [category_description] => Semiconductor Intellectual Property
    [cat_name] => IP
    [category_nicename] => ip
    [category_parent] => 0
    [is_post] => 
)

What 1,000 Arteris Design Starts Reveal About Semiconductor Innovation

What 1,000 Arteris Design Starts Reveal About Semiconductor Innovation
by Daniel Nenni on 11-12-2026 at 9:00 am

1,000 Design Starts Announcement 110526

Arteris has surpassed 1,000 customer silicon design starts using its interconnect intellectual property, a milestone that highlights an increasingly consequential shift in chip design: moving data efficiently is becoming as important as processing it.

The company’s November 5 announcement accompanies a report, The State… Read More


Why Video Processing Matters for the Next Generation of Robots

Why Video Processing Matters for the Next Generation of Robots
by Daniel Nenni on 11-11-2026 at 6:00 am

AI Chips for Robotics

Mobilint has begun mass production of next-generation edge AI chips that incorporate video codec technology from Chips&Media, the companies announced on November 4. The South Korean partners are targeting robotics applications, including humanoids, where several cameras can generate more video than a system can easily… Read More


Weebit Nano launches Matrix research program to explore AI computing inside memory

Weebit Nano launches Matrix research program to explore AI computing inside memory
by Daniel Nenni on 11-10-2026 at 8:00 am

Weebit Matrix green graphite chip banner

Weebit Nano launched its Weebit Matrix In-Memory Compute Research Program on November 4, 2026, giving academic and industry researchers access to hardware built around its resistive random-access memory, or ReRAM. The program will let teams prototype AI algorithms, research ways to program the memory and explore architectures… Read More


CTO Interview with Ed Plowman of Imagination Technologies

CTO Interview with Ed Plowman of Imagination Technologies
by Daniel Nenni on 11-09-2026 at 12:00 pm

Real world compute, built for products

Ed Plowman is Chief Technology Officer at Imagination Technologies, where he leads technology strategy, advanced architecture research and long-term innovation initiatives. He focuses on the convergence of graphics, compute and artificial intelligence, helping shape the next generation of efficient and adaptable computing… Read More


WEBINAR: Porting, Analysing & Optimising AI Models onto Edge GPUs

WEBINAR: Porting, Analysing & Optimising AI Models onto Edge GPUs
by Daniel Nenni on 11-06-2026 at 6:00 am

Edge GPU AI webinar banner

Modern AI models are opening up new possibilities at the edge. Turning those possibilities into responsive, efficient applications, however, requires more than choosing hardware with an impressive TOPS figure. Developers need to understand how models behave on their target devices, where performance is lost, and which optimisations… Read More


The $725 Million Chip Development: Why Execution Risk, Not IP Cost, Now Dictates Advanced-Node Survival

The $725 Million Chip Development: Why Execution Risk, Not IP Cost, Now Dictates Advanced-Node Survival
by Kalar Rajendiran on 11-05-2026 at 6:00 am

The Real Value of Predictable Execution

The philosophy of relying on a single, unified IP stack to lower your total cost of ownership is not a new concept invented just for the AI era. Semiconductor engineering teams have been weighing the trade-offs of piecemeal versus integrated intellectual property sourcing for decades. In previous process generations, veering… Read More


CTO Interview with Taylor Barton of Certus Semiconductor

CTO Interview with Taylor Barton of Certus Semiconductor
by Daniel Nenni on 11-04-2026 at 12:00 pm

Smaller footprint, greater possibility

Taylor Barton is a Lead Analog/Mixed-Signal and I/O IC Design Engineer at Certus Semiconductor, where he has worked since December 2022. He has designed more than 20 silicon-proven I/O and ESD libraries and has led analog and I/O IP projects, including ADC and SerDes designs. Taylor holds B.S. and M.S. degrees in Electrical Engineering… Read More


CTO Interview with Ed Plowman of Imagination Technologies

CTO Interview with Ed Plowman of Imagination Technologies
by Daniel Nenni on 11-03-2026 at 12:00 pm

Turning TOPS into useful work

Ed Plowman is Chief Technology Officer at Imagination Technologies, where he leads technology strategy, advanced architecture research and long-term innovation initiatives. He focuses on the convergence of graphics, compute and artificial intelligence, helping shape the next generation of efficient and adaptable computing… Read More


IP update from Alphacore at DAC 2026

IP update from Alphacore at DAC 2026
by Daniel Payne on 11-03-2026 at 10:00 am

alphacore at dac 2026

Rusafa Shahreen, Director of Technical Marketing at Alphacore met with me at DAC 2026 to provide an update on what’s new in their IP for AMS, RF, imaging and rad-hard designs. Her background includes MSEE and MBA degrees, plus seven years at Alphacore in Arizona. The founders of the company have a rad-hard background and their early… Read More


Ceva’s next NeuPro generation opens new possibilities across AI

Ceva’s next NeuPro generation opens new possibilities across AI
by Daniel Nenni on 11-03-2026 at 8:00 am

CEVA NEUPRO NPU portfolio

Ceva is broadening the possibilities for AI silicon with a new generation of its NeuPro neural processing unit portfolio, bringing a common architecture and unified software environment to applications spanning sensors, intelligent devices and cloud infrastructure.

Announced on October 28, the portfolio reflects an opportunity:… Read More