Source of IP: Silicon foundries provides 18% of Design IP blocks, IP vendors only 16% to Fabless

Source of IP: Silicon foundries provides 18% of Design IP blocks, IP vendors only 16% to Fabless
by Eric Esteve on 02-16-2011 at 12:50 pm

Thanks to the Semiconductor Ecosystem Survey from GSA-Wharton and the key indicators of semiconductor companies’ technology strategies related to IP:

  • IP Reuse: On average, a fabless semiconductor company reuses about 63% of design IP in the revision of an existing product design and about 44% in a new product design.
  • Source
Read More

IP-SoC trip report (part II): system level mantra

IP-SoC trip report (part II): system level mantra
by Eric Esteve on 01-24-2011 at 4:45 am

“IP Innovation is moving from component level to system level”. This mantra was heard during the conference, from various speakers: during the keynote talk by Ganesh R. from Gartner and presentation “Integration-Optimized IP from Cadence” by Ranga Srinivasan, also during discussion around coffee (or a glass Read More


IP-SoC trip report (part I): how analyst sees the future of IP (and forecast the past)

IP-SoC trip report (part I): how analyst sees the future of IP (and forecast the past)
by Eric Esteve on 01-06-2011 at 10:44 am

I will share with you the most interesting I have heard during IP-SoC 2010, last December in Grenoble. Today, let’s summarize what I heard about the future of the IP business. The presentation was done by Gartner, in the “Auditorium” (largest room). It first started with the results for 2010, and I took some notes, as you can see theRead More