How do you measure safety for a DNN? There is no obvious way to screen for a subset of safety-critical nodes in the systolic array at the heart of DNNs. Paul Cunningham (GM, Verification at Cadence), Raúl Camposano (Silicon Catalyst, entrepreneur, former Synopsys CTO and now Silvaco CTO) and I continue our series on research ideas.… Read More
Author: Bernard Murphy
Safety Grading in DNNs. Innovation in Verification
Bird’s Eye View Magic: Cadence Tensilica Product Group Pulls Back the Curtain
Even for experienced technologists some technologies can seem almost indistinguishable from magic. One example is the bird’s eye camera view available on your car’s infotainment screen. This view appears to be taken from a camera hovering tens of feet above your car. As an aid to parallel parking, it’s a brilliant invention; … Read More
Bluetooth 6.0 Channel Sounding is Here
I posted a blog on this topic a year ago. Now the Bluetooth Sig has (just) ratified the standard it is timely to provide a reminder on what this new capability can offer. Channel Sounding introduced in Bluetooth Core specification version 6.0 is a method to significantly increase the accuracy of Bluetooth-based distance measurements,… Read More
Bug Hunting in NoCs. Innovation in Verification
Despite NoCs being finely tuned in legacy subsystems, when subsystems are connected in larger designs or even across multi-die structures, differing traffic policies and system-level delays between NoCs can introduce new opportunities for deadlocks, livelocks and other hazards. Paul Cunningham (GM, Verification at Cadence),… Read More
The Future of Logic Equivalence Checking
Logic equivalence checking (LEC) is an automated process to verify that modified versions of a design evolving through implementation remain logically equivalent to the functionally signed-off RTL. This becomes important when accounting for retiming optimizations and for necessary implementation-stage ECOs which must… Read More
Theorem Proving for Multipliers. Innovation in Verification
An explosion in multiplier types/combinations lacking well-established C reference models for equivalence checking is prompting a closer look at theorem proving methods for verification. Paul Cunningham (GM, Verification at Cadence), Raúl Camposano (Silicon Catalyst, entrepreneur, former Synopsys CTO and now Silvaco… Read More
A New Class of Accelerator Debuts
I generally like to start my blogs with an application-centric viewpoint; what end-application is going to become faster, lower power or whatever because of this innovation? But sometimes an announcement defies such an easy classification because it is broadly useful. That’s the case for a recent release from Quadric, based… Read More
Accelerating Analog Signoff with Parasitics
An under-appreciated but critical component in signing off the final stage of chip design for manufacture is timing closure – aligning accurate timing based on final physical implementation with the product specification. Between advanced manufacturing processes and growing design sizes, the most important factors determining… Read More
Production AI is Taking Off But Not Where You Think
AI for revolutionary business applications grabs all the headlines but real near-term growth is already happening, in consumer devices and in IoT. For good reason. These applications may be less eye-catching but are eminently practical: background noise cancellation in earbuds and hearing aids, keyword and command ID in voice… Read More
Insights into Automotive AI in China
Now that claims and counter claims about advances in foundational AI seem to be dying down, it becomes more interesting to look at the next wave – AI applications in key markets. Figuring out what is really happening here presents its own problems. Marketing and analyst literature still projects unbounded promise (now dialed back… Read More
More Headwinds – CHIPS Act Chop? – Chip Equip Re-Shore? Orders Canceled & Fab Delay