Senior FAE – San Jose
| Title | Senior FAE |
| Job Location | San Jose, CA, USA |
| Job Responsibilities | 1. Work closely with Sales/Engineering team and provide pre & post sales technical support through various channels, including on-site visits & ensure customer success in using our solutions 2. Test FPGA based boards, run diagnostics; debug boards using proprietary/standard debug solutions 3. Resolve customer technical issues and work closely with engineering to seek guidance as appropriate 4. Closely monitor and keep track of customer open issues, take up completely ownership until resolution 5. Generate RMA, identify root cause; work with engineering to debug and close the case 6. Develop application notes, technical notes, reference designs, demo guides and other collateral to document known issues, flows or product bugs 7. Articulate company products, flow and benefits of our solution over competition to customers 8. Demonstrate product solution in trade-shows and provide technical assistance to Marketing 9. Some overnight travel is required (10-20%) |
| Job Requirements | 1. B.S. or M.S. EE/CS/CE 2. 5-7 years working in the semiconductor/EDA industry with strong customer interface experience 3. Latest FPGA (Virtex-7, Ultra and/or Startix-4) experience including implementation, synthesis, timing closure, IP generation, integration and debug (ChipScope/SignalTap or equivalent) 4. Hands-on with use of oscilloscopes, logic analyzers, DMM and other lab equipment 5. Proficient in Verilog/System Verilog or VHDL, Tcl, and Make 6. Experience with RTL verification, Verilog/C based testbenches modeling/test-case development & simulation 7. Both simulation based verification and lab based debug skills 8. Must be familiar with Linux and Windows environments 9. Self-motivated with strong teamwork 10. Good written and oral communication skills are a must |
| Other Desirable Skills: | 1. Prior experience in developing and debugging FPGA based demo designs 2. Good understanding of ASIC/SoC prototyping implementation challenges, design partition on multi-FPGA platforms 3. Understanding of PCIe, USB and ARM AMBA bus protocols 4. Familiar and hands-on with migrating ASIC/SoC designs to FPGA based platforms 5. SoC design bring-up on FPGA based platform |
Facing the Quantum Nature of EUV Lithography