ASIC/Layout Design Engr, II
![Synopsys](https://semiwiki.com/wp-content/uploads/job-manager-uploads/company_logo/2019/11/Synopsys-Logo-150x150-150x150.png)
Website Synopsys
Job Description and Requirements
– Knowledge of CMOS processes and issues in deep submicron process technologies.
– CMOS circuit design and layout design concept, good understanding and experience on Standard cell layout in 7nm and 5nm
– Familiarity with ASIC design flow.
– Good written and verbal communication skills in interactions with internal development teams.
Apply for job
To view the job application please visit sjobs.brassring.com.
Intel’s Death Spiral Took Another Turn