Tag: signal integrity

Keysight Technologies: Advanced Topics in Signal Integrity and Power Integrity

Keysight Technologies: Advanced Topics in Signal Integrity and Power Integrity
by Admin on 09-06-2023 at 4:14 pm

What this event is about:

Join us to explore the latest innovations in Signal Integrity and Power Integrity in ADS 2023 (Update 1 & Update 2). We’ll first double-click into pathfinding for next-gen memory, and see how parallel simulations speed up circuit design.  Next, you’ll see how PAM-3 is used in USB4 v2, how to ensure… Read More

Webinar: High-Speed Channel Signal Integrity Optimization

Webinar: High-Speed Channel Signal Integrity Optimization
by Admin on 08-07-2023 at 5:08 pm

Date: Tuesday, August 29, 2023

Time: 10:00am PDT | 1:00pm EDT

Join our webinar as we share new optimization techniques to improve the efficiency and performance of your designs. The Optimality™ Explorer in the the Clarity™ 3D workbench allows users to navigate the design space with a panoramic view that can compensate for many… Read More

Cadence TECHTALK: Solution for 3D-IC Interposer Signal Integrity

Cadence TECHTALK: Solution for 3D-IC Interposer Signal Integrity
by Admin on 07-12-2023 at 3:31 pm

Date: Wednesday, July 26, 2023

Time: 10:00am PDT | 1:00pm EDT

3D-IC design requires early analysis of thermal properties, power delivery, and signal integrity. This webinar will work through the process of simulating heterogeneously integrated chiplets. Learn about the integrated workflow that begins with silicon design… Read More

Podcast EP168: The Extreme View of Meeting Signal Integrity Challenges at Wild River Technology with Al Neves

Podcast EP168: The Extreme View of Meeting Signal Integrity Challenges at Wild River Technology with Al Neves
by Daniel Nenni on 06-16-2023 at 10:00 am

Dan is joined by Al Neves, Founder and Chief Technology Officer at Wild River Technology. Al has 30 years of experience in design and application development for semiconductor products and capital equipment focused on jitter and signal integrity. He is involved with the signal integrity community as a consultant, high-speed… Read More

Webinar: Four Important Signal Integrity Principles Demonstrated with Virtual Prototypes

Webinar: Four Important Signal Integrity Principles Demonstrated with Virtual Prototypes
by Admin on 06-13-2023 at 5:04 pm

Learn from Scholar in Residence and industry veteran, Eric Bogatin from CU Boulder, about easy ways to incorporate Ansys simulation into your engineering curricula. Anyone teaching a course that includes printed circuit design, electromagnetics, transmission lines, signal integrity, and electricity and magnetism will

… Read More
Posted on

Mitigating the Effects of DFE Error Propagation on High-Speed SerDes Links

Mitigating the Effects of DFE Error Propagation on High-Speed SerDes Links
by Kalar Rajendiran on 04-18-2023 at 10:00 am
Categories: EDA, Siemens EDA

Pre and Post FEC BER as FEC Matrix size Reduces

As digital transmission speeds increase, designers use various techniques to improve the signal-to-noise ratio at the receiver output. One such technique is the Decision Feedback Equalizer (DFE) scheme, commonly used in high-speed Serializer-Deserializer (SerDes) circuits to mitigate the effects of channel noise and … Read More