You are currently viewing SemiWiki as a guest which gives you limited access to the site. To view blog comments and experience other SemiWiki features you must be a registered member. Registration is fast, simple, and absolutely free so please, 
join our community today! 
		
 
		
		
	
	
	
		
							  
							
			
					
		
	
		
			
		
	
		
	
	
	
		Daniel is joined by Alex Burlak is Vice President of Test & Analytics at proteanTecs. With combined expertise in production testing and data analytics of ICs and system products, Alex joined proteanTecs in October, 2018. Before joining the company, Alex held a Senior Director of Interconnect and Silicon Photonics Product… Read More 
	 
	
	
	
		
	
		The Future of FPGAsby Kris Kachris on 11-08-2020 at 10:00 amCategories: FPGA, Xilinx
 
			
		
	
	
		
		
	
	
	
		On June 1, 2015 Intel and Altera announced , that they had entered into a definitive agreement under which Intel would acquire Altera for $16.7 billions. That was a major milestone for the FPGA community as Xilinx and Altera were the main FPGA vendors.
After the official announcement of AMD to acquire Xilinx, there is a huge… Read More 
	 
	
	
	
		
	
		
			
		
	
	
		
		
	
	
	
		I plan to attend to the GSA European Forum in Munich (April 15-16), so I first looked at the event description and at the impressive speakers list. In such event, the goal is at 50% to listen, and 50% to network with the speakers and the other attendant. The center of gravity is clearly semiconductor, but the event involved speakers … Read More 
	 
	
	
	
		
	
		Virtualizing ICEby Bernard Murphy on 07-25-2017 at 7:00 amCategories: Cadence, EDA
 
			
		
	
	
		
		
	
	
	
		The defining characteristic of In-Circuit-Emulation (ICE) has been that the emulator is connected to real circuitry – a storage device perhaps, and PCIe or Ethernet interfaces. The advantage is that you can test your emulated model against real traffic and responses, rather than an interface model which may not fully capture… Read More 
	 
	
	
	
		
	
		
			
		
	
	
		
		
	
	
	
		For those not aware, there is quite a battle brewing in data center  wired communication segment (across which most wireless  data traffic traverses).  A primary impetus driving the competitive  positioning is the recent commercial availability of single lane 25 Gbps  serdes (serializer / deserializer) channels in 28 nm CMOS from… Read More