Webinar: PCIe 6.0 Simulation and Electrical Testing for High Data-Bandwidth Applications

Webinar: PCIe 6.0 Simulation and Electrical Testing for High Data-Bandwidth Applications
by Admin on 09-18-2023 at 2:32 pm

*Work email is required. We need to know who we are presenting to*

PCI Express® (PCIe®) technology has been the standard interconnect inside computers providing high bandwidth and low latency to meet customer demand, continuously evolving , keeping pace, and driving future innovation with PCIe 6.0. To ensure seamless operation… Read More


Memory Bandwidth Races Higher with HBM3

Memory Bandwidth Races Higher with HBM3
by Admin on 03-03-2022 at 1:44 pm

March 15th @ 11am PT | 2pm ET

With the formal release of the HBM3 specification, memory bandwidth for AI/ML and HPC shifts to a higher gear. Terabytes of bandwidth are possible using HBM3’s 2.5D/3D architecture. Join memory expert Frank Ferro as he discusses what changes come with the new generation of HBM, and how the Rambus HBM3

Read More

Does the G in GDDR6 stand for Goldilocks?

Does the G in GDDR6 stand for Goldilocks?
by Tom Simon on 10-16-2018 at 12:00 pm

In the wake of TSMC’s recent Open Innovation Platform event, I spoke to Frank Ferro, Senior Director of Product Management at Rambus. His presentation on advanced memory interfaces for high-performance systems helped to shed some light on the evolution of system memory for leading edge applications. System implementers now… Read More


4 goals of memory resource planning in SoCs

4 goals of memory resource planning in SoCs
by Don Dingee on 03-21-2016 at 4:00 pm

The classical problem every MBA student studies is manufacturing resource planning (MRP II). It quickly illustrates that at the system level, good throughput is not necessarily the result of combining fast individual tasks when shared bottlenecks and order dependency are involved. Modern SoC architecture, particularly … Read More


How to handle petabyte-scale traffic growth?

How to handle petabyte-scale traffic growth?
by Eric Esteve on 02-21-2016 at 12:00 pm

If you search the web for IP traffic growth, you will find many graphics, but the common result is that IP traffic is growing with high CAGR for many years and will again continue to grow with such high CAGR for the next five years. For example the global mobile data traffic is expected to grow with 53% CAGR 2015-2020… even if the smartphone… Read More


Finding under- and over-designed NoC links

Finding under- and over-designed NoC links
by Don Dingee on 11-24-2015 at 12:00 pm

When it comes to predicting SoC performance in the early stages of development, most designers rely on simulation. For network-on-chip (NoC) design, two important factors suggest that simulation by itself may no longer be sufficient in delivering an optimized design.

The first factor is use cases. I think I’ve told the story … Read More


I/O Bandwidth with Tensilica Cores

I/O Bandwidth with Tensilica Cores
by Paul McLellan on 08-17-2012 at 3:00 pm

It is obviously a truism that somewhere in an SoC there is something limiting a further increase in performance. One area where this is especially noticeable is when a Tensilica core is used to create a highly optimized processor for some purpose. The core performance may be boosted by a factor of 10 or even as much as 100. Once the core… Read More