hip webinar automating integration workflow 800x100 (1)

IP Design Engineer

IP Design Engineer
by Admin on 05-03-2023 at 11:56 am

Job Description

  • Experience in ASIC/FPGA IP development – Architecture, Microarchitecture.
  • Able to Perform RTL coding, Debugging in simulation and hardware, LINT/CDC, DC Synthesis
  • Proficient in Synthesizable and parameterized RTL coding using Verilog Language
  • Experience with synthesis and static timing tools on ASIC/FPGA
  • Experience in protocols such as PCI-Express, NVM Express, DDR, RapidIO is a plus and preferred.
  • Candidate should be Self Motivated, Proactive and should have attention to detail
  • Should be able to clearly communicate with other teams/team members on a day-to-day basis


  • Test Engineering
  • WLAN
  • WiFi
Share this post via: