Corporate Application Engineer – NCORE

Website ArterisIP
Description
Arteris enables engineering and design teams at the world’s most transformative brands to connect and integrate today’s system-on-chips (SoCs) that fuel modern innovation.
If you’ve held a smartphone, driven an electronic car, or powered up a smart TV, you’ve come in contact with what we do at Arteris. Here, the future is quite literally in your hands—and when it isn’t, chances are it is flying overhead in a drone, a satellite, or in the cloud at a datacenter!
In addition, the team will create and maintain training videos, labs, application notes, and other support materials for our cutting-edge Network-on-Chip (NoC) Semiconductor IPs. You would also oversee operations for the new support system platform and help structure training programs within the platform for Arteris IP customers.
Key Responsibilities:
- Learn how the Arteris NoC IP functions and how to enable different hardware features within its configuration software for a wide range of customer applications
- Work with the Arteris Field Application Engineering (FAE) and Corporate Application Engineering teams (CAE) to develop training materials and collateral for our NoC IP
- Hands on support of customers and FAE/CAE teams via Support Desks and Teleconferences
- Review and enhance customer facing technical documentation for our NoC IP
- Structure NoC training programs within a learning management system for users according to their design requirements and licensed features
- Collaborate with Marketing on whitepapers to explain the technical benefits of our NoC IP
- Create scripts to automate workflows used by the FAE and CAE teams
- Create reference designs and labs to illustrate different use cases for our NoC IP and its features
- Create Demo and Benchmarking platforms on FPGA boards
- Performance Benchmark characterization of Arteris NOC Ips for PPA
Experience Requirements:
- For Manager level:
- 10 plus years of Technical RD and AE experience, including management and coaching Junior engineers
- Engineer level:
- You have 3 or more years of relevant front-end digital ASIC design experience or a Master’s Degree in Electrical Engineering, Computer Engineering, Computer Science or related field
- Familiarity with the ARM ecosystem and protocols: CPU, GPU, interconnect, etc.
- Ability to grasp technical concepts and make them easily understandable in text and pictures
- Experience with Unix and Microsoft office
- Fluency in both written and spoken English
- Able to travel to USA and France for initial training and customer support
Nice to have skills:
- Some experience programming in Python, JavaScript, or a similar language
- Able to build Linux kernel and CPU debugging tools for benchmarking
- Technical writing experience (e.g. hardware or software specifications)
Qualities:
- You are highly motivated and results-driven
- You have great presentation and organizational skills
- Motivated to train and educate others to help them solve complex problems
- You are a team player who can take initiative
Education Requirements:
- BS in Electrical Engineering, Computer Science, Computer Engineering, or similar degree
Apply for job
To view the job application please visit www.arteris.com.
Flynn Was Right: How a 2003 Warning Foretold Today’s Architectural Pivot