ASIC/Layout Design Engr, II
Website Synopsys
Job Description and Requirements
– Knowledge of CMOS processes and issues in deep submicron process technologies.
– CMOS circuit design and layout design concept, good understanding and experience on Standard cell layout in 7nm and 5nm
– Familiarity with ASIC design flow.
– Good written and verbal communication skills in interactions with internal development teams.
Apply for job
To view the job application please visit sjobs.brassring.com.
TSMC Unveils the World’s Most Advanced Logic Technology at IEDM