Array
(
    [content] => 
    [params] => Array
        (
            [0] => /forum/threads/fdsoi-models-are-ready.5579/
        )

    [addOns] => Array
        (
            [DL6/MLTP] => 13
            [Hampel/TimeZoneDebug] => 1000070
            [SV/ChangePostDate] => 2010200
            [SemiWiki/Newsletter] => 1000010
            [SemiWiki/WPMenu] => 1000010
            [SemiWiki/XPressExtend] => 1000010
            [ThemeHouse/XLink] => 1000970
            [ThemeHouse/XPress] => 1010570
            [XF] => 2021770
            [XFI] => 1050270
        )

    [wordpress] => /var/www/html
)

FDSOI Models are Ready

Daniel Payne

Moderator
Circuit designers that use SPICE for circuit simulation know that they need accurate models to predict timing and power, or tweak sizes to optimize. The FD-SOI technology looks promising, so now you can get compact models from the Silicon Integration Initiative's (Si2) Compact Model Coalition (CMC).

Full Press Release

Both UC Berkeley (BSIM) and Hiroshima University (HiSIM) platforms are supported.

Anyone here using these models yet?
 
Back
Top