ARM and Synopsys are well-known physical IP companies however at DAC today I met with a lesser-known company named DXCORR that has some unique offerings for cache, multi-port memory and standard cell kicker libraries. I met with:… Read More
Author: Daniel Payne
DAC 2012 – Sunday Night Kick Off
I arrived to a sunny San Francisco this afternoon, checked into my hotel then visited Moscone Center to pick up my Independent Media credentials. On the walk over I passed by Yerba Buena Gardens.… Read More
Two New Board Members at Mentor Graphics
One year ago the annual share holder meeting at Mentor Graphics had tight security, a no-camera policy, and the drama of Carl Icahn the corporate raider successfully adding three new board members. Fast forward to today where two of Icahn’s board members were not even nominated, and Mentor added two new board members. I chatted… Read More
SystemVerilog 2012 at DAC
I first met Stuart at Mentor Graphics back in 1995 or so, and he is one of the most knowledgable persons around for all things Verilog.
Stuart Sutherland is the editor for the IEEE 1800 SystemVerilog standard, so if you’re attending DAC and care about SystemVerilog then consider attending the Birds of a Feather meeting held… Read More
3D Transistors and IC Extraction Tools
Have you ever heard of a Super Pillar Transistor? It’s one of many emerging 3D transistor types, like Intel’s popular FinFET device.
In the race to continuously improve MOS transistors, these new 3D transistor structures pose challenges to the established IC extraction tool flows.
Foundries have to provide an Effective… Read More
Analog FastSPICE added to Tanner EDA
Last year when I visited Tanner EDA at DAC I heard about how they integrated the Analog FastSPICE circuit simulator from Berkeley DA.
This made sense to me because BDA has a good reputation for speeding up SPICE without compromising on accuracy, and Tanner users may want to mix and match tools from multiple EDA vendors.
This year they’ve… Read More
Aldec and Tanner EDA at DAC
In April I blogged about a webinar on co-simulation hosted by Aldec and Tanner EDA where they showed how the RTL simulator (Riviera PRO) and SPICE simulator (T-Spice) had been connected together for IC designers wanting to do real AMS simulations.
The availability date of the co-simulation wasn’t clear, so today the press… Read More
View from the top: Michael Buehler-Garcia
Yesterday I met with Michael Buehler-Garcia, Director of Marketing at Mentor Graphics for Calibre in Wilsonville, Oregon to get an update on what’s coming up at DAC, the premier conference and trade show for our industry.
First Time Companies at DAC
In June I’ll be visiting several first time companies at DAC in order to learn more about what they have to offer in terms of EDA software, then blog about what I discover.
Here’s my list:… Read More
Hardware Configuration Management at DAC 2012
Next month at DAC I plan to visit the ClioSoft booth to get an update on what’s new with hardware configuration management (HCM). Last year I met with Srinath Anantharaman to get an introduction to their company and how their tools are used by both front-end engineers and back-end IC layout designers.
Srinath Anantharaman,… Read More
More Headwinds – CHIPS Act Chop? – Chip Equip Re-Shore? Orders Canceled & Fab Delay