System Validation Engineer
Website Codasip
Codasip was founded on a simple belief – that we could bring together the brilliance of microprocessor architects and software engineers and capture it in tools that made design simpler, faster, and less expensive. Codasip was born in 2014 with the mission of democratizing processor design. We are succeeding. At the same time, RISC-V was gaining traction, so it was natural for Codasip to embrace it as an Open Instruction Set Architecture (ISA). While Codasip is headquartered in Europe, our approach and culture are typical of Silicon Valley, meaning that we value prudent risk-taking and “out of the box” thinking. We are a well-funded start-up poised for dynamic growth based on our leading-edge product portfolio.
We are looking for an experienced system validation engineer to join our R&D team working on RISC-V platforms and be part of realizing a whole new paradigm in semiconductors and microprocessor design.
Codasip has a mixed hardware/software team called the Platform Team that builds development platforms based on our CPU cores. These platforms are used to demonstrate our technology to customers and to help them to develop products prior to silicon production. They are also used internally to explore novel hardware architectures and test internally and externally developed IPs. The Platform Team now requires a validation engineer with experience in system validation to work alongside our verification engineer to ensure the quality of our platforms.
The position is based on Brno and requires flexible thinking, a willingness to learn new technologies and techniques, and the ability to work effectively as part of a dynamic team.
What can you expect
- designing, developing and executing comprehensive validation plans for Codasip’s platforms (hardware and software)
- working closely with the IP design teams to debug and resolve issues
The core skills and competencies
- University degree-level education in science/engineering (or equivalent relevant work experience) with 3+ years experience of system validation (hardware and software) experience
- strong technical background in FPGA system prototyping and debug
- good knowledge of validating system-level designs containing CPU cores and peripherals such as UART, I2C, JTAG, etc.
- expertise in software automation (e.g. using Python, C++, etc.)
- experience with CI configuration (Gitlab, Github, Jenkins, etc.)
- familiarity with common lab equipment (oscilloscopes, protocol analyzers, etc.)
- the ability to work unsupervised
The following skills and experience are desirable:
- embedded software development in C/C++
- core tracing (e.g. Tarmac) and analysis
- Linux experience
- RTOS experience
- experience with Xilinx FPGAs and Vivado tools
- experience with OpenOCD
Are you interested? Do you have any question? Send your resume and we will call you in a few days 🙂
Will 50% of New High Performance Computing (HPC) Chip Designs be Multi-Die in 2025?