Webinar: From HLS Component to a Working Design

Webinar: From HLS Component to a Working Design
by Daniel Payne on 10-15-2019 at 10:00 am

Overview

Complex algorithms do not exist in a vacuum. After HLS is used to create an RTL component, to be useful, it needs to be integrated into a larger system. This means connecting it to other components, a processor, and even software. Once integrated, the system needs to be verified. The verification of the complete environment… Read More


Free webinar – Accelerating data processing with FPGA fabrics and NoCs

Free webinar – Accelerating data processing with FPGA fabrics and NoCs
by Tom Simon on 10-14-2019 at 10:00 am

FPGAs have always been a great way to add performance to a system. They are capable of parallel processing and have the added bonus of reprogramability. Achronix has helped boost their utility by offering on-chip embedded FPGA fabric for integration into SoCs. This has had the effect of boosting data rates through these systems… Read More


Webinar: Implementing Machine Learning Hardware Using High-Level Synthesis

Webinar: Implementing Machine Learning Hardware Using High-Level Synthesis
by Daniel Payne on 10-08-2019 at 10:00 am

Overview

Neural networks are typically developed and trained in a high-performance 32-bit floating-point compute environment. But, in many cases a custom hardware solution is needed for the inference engine to meet power and real-time requirements. Each neural network and end-application may have different performance… Read More


Debugging SoCs at the RTL, Gate and SPICE Netlist Levels

Debugging SoCs at the RTL, Gate and SPICE Netlist Levels
by Daniel Payne on 10-02-2019 at 10:00 am

Debugging an IC is never much fun because of all the file formats used, the levels of hierarchy and just the sheer design size, so when an EDA tool comes around that allows me to get my debugging done quicker, then I take notice and give it a look. I was already familiar with debugging SPICE netlists using a tool called SPICEVision Pro,… Read More


Webinar: OCV and Timing Closure Sign-off by Silvaco on Oct 10 at 10AM

Webinar: OCV and Timing Closure Sign-off by Silvaco on Oct 10 at 10AM
by Daniel Nenni on 10-01-2019 at 10:00 am

Image RemovedThe old adage that goes the one constant thing you can always count on is change, could easily be reworded for semiconductor design to say the one constant thing you can count on is variation. This is doubly true. Not only is variation, in all its forms, a constant factor in design, additionally the methods of analyzing… Read More


Webinar: Using High-Level Synthesis to Accelerate Computer/Machine Vision Applications

Webinar: Using High-Level Synthesis to Accelerate Computer/Machine Vision Applications
by Daniel Payne on 10-01-2019 at 10:00 am

Overview

HLS has been used in multiple companies, projects, and designs targeting vision processing for the past several years. HLS adoption continues to grow because it is the fastest way to turn complex algorithms into efficient hardware implementations. HLS creates a methodology that enables design teams to rapidly react… Read More


Webinar: Visualizer and Optimizing Questa Performance

Webinar: Visualizer and Optimizing Questa Performance
by Daniel Payne on 09-25-2019 at 11:30 am

Hosted by Oasis Sales and Trilogic, Inc.

Image Removed
Image Removed

Overview

Performance:  Every engineer wants more.  In this seminar we will look at using Questa vopt flow to gain raw simulator performance.  We will also look at how Questa Visualizer brings performance through debug efficiency. Finally we will see how working… Read More


Webinar: Xpedition Product Update for VX.2.6

Webinar: Xpedition Product Update for VX.2.6
by Daniel Payne on 09-25-2019 at 9:00 am

Overview

The VX.2.6 release for Xpedition Enterprise brings a significant update to the core PCB design flow, as well as cross-domain integrations with other Siemens technologies. This session will talk about specific improvements in design capture, layout, data management, and design validation. It will also cover functionality… Read More


Webinar: HLS — What, How and Why Now?

Webinar: HLS — What, How and Why Now?
by Daniel Payne on 09-24-2019 at 10:00 am

Overview

HLS has been around for years, so why are we seeing such growth now? This webinar starts with an introduction of basic HLS concepts, design methodologies, best fits for HLS with customer use cases/highlights that explain the benefits they experienced and their adoption path. It will then move to a discussion of trends … Read More


Webinar: Should I Kill My Formal Run – Part 2: What You Can Do Beforehand to Avoid Trouble and Set Yourself Up for Success

Webinar: Should I Kill My Formal Run – Part 2: What You Can Do Beforehand to Avoid Trouble and Set Yourself Up for Success
by Daniel Payne on 09-24-2019 at 8:00 am

Overview

In this segment we assume you are about to kick off a formal analysis, and want to make sure you will avoid the most obvious pitfalls in setting up your formal testbench, the DUT, and the runner scripting.

What You Will Learn

  • How you can setup your formal testbench for success by writing assertions, constraints, and cover
Read More