Tag: solution

Learn How to Efficiently Achieve Accurate Experimental Etch Profiles in FinFET and Memory Applications with Victory TCAD Solution

Learn How to Efficiently Achieve Accurate Experimental Etch Profiles in FinFET and Memory Applications with Victory TCAD Solution
by Admin on 08-11-2022 at 10:00 am

When: August 11, 2022
Where: Online
Time: 10:00am-10:30am-(PDT)
Language: English

When employing process simulation to generate a complex device structure, TCAD engineers often face the task of reproducing the exact etch profile that has been observed in semiconductor fabrication. Silvaco Victory Process offers several

… Read More

Introduction to the Joules RTL Power Solution

Introduction to the Joules RTL Power Solution
by Admin on 03-08-2022 at 12:00 am

08 Mar 2022

Online

Event Details

Want to take a tour of this powerful power estimation tool and gear up so you understand the Joules flow?

Join Cadence Training and Sr Principal Education Application Engineer Neha Joshi for this free technical Training Webinar.

Built on a multi-threaded frame-based architecture, the Cadence

… Read More

Improving Productivity in A&D with Solution-driven Mesh Adaption

Improving Productivity in A&D with Solution-driven Mesh Adaption
by Admin on 06-03-2021 at 12:00 am

This webinar will highlight the new GUI based adaptation workflow, easy-to-use setup, and new pre-defined adaption criteria for external aerodynamic applications.

Time:
June 3, 2021
10 AM EDT / 3 PM BST  / 7:30 PM IST

Venue:
Online

About this Webinar

In pre-processing workflows for CFD, high-quality mesh generation of complex… Read More

Posted on

Solving and Simulating in the New Virtuoso RF Solution

Solving and Simulating in the New Virtuoso RF Solution
by Tom Simon on 10-30-2018 at 12:00 pm
Categories: Cadence, EDA

Cadence has done a good job of keeping up with the needs of analog RF designs. Of course, the term RF used to be reserved for a thin slice of designs that were used specifically in RF applications. Now, it covers things like SerDes for networking chips that have to operate in the gigahertz range. Add that to the trend of combining RF and… Read More

Posted on

Free Webinar: Silvaco 3D Solver Based Extraction for Device and Circuit Designers

Free Webinar: Silvaco 3D Solver Based Extraction for Device and Circuit Designers
by Tom Simon on 03-20-2018 at 12:00 pm
Categories: EDA, Events, FinFET, Silvaco

Designers spend a lot of time looking at their layouts in 2D. This is done naturally because viewing in 2D is faster and simpler than in 3D. It helps that humans are good at extrapolating from 2D to 3D. Analysis software, such as extraction software also spend a lot of time looking at layouts in 2D. While this is fine for approximate results,… Read More

Posted on

Chip-Package-System Solution Center

Chip-Package-System Solution Center
by Paul McLellan on 08-14-2012 at 5:48 pm
Categories: Ansys, Inc., EDA

One of the really big changes about chip design is the way over the last decade or so it is no longer possible to design an SoC, a package for it to go in and the board for the package using different sets of tools and methodologies and then finally bond out the chip and solder it onto the board. The three systems, Chip-Package-System have… Read More