Systematic RISC-V architecture analysis and optimization

Systematic RISC-V architecture analysis and optimization
by Don Dingee on 08-28-2023 at 10:00 am

RISC V architecture analysis and optimization chain

The RISC-V movement has taken off so quickly because of the wide range of choices it offers designers. However, massive flexibility creates its own challenges. One is how to analyze, optimize, and verify an unproven RISC-V core design with potential microarchitecture changes allowed within the bounds of the specification. … Read More


Webinar: Shorten Your CDC Debug Cycle by 10X with ML-based RCA

Webinar: Shorten Your CDC Debug Cycle by 10X with ML-based RCA
by Admin on 03-16-2023 at 2:33 pm

Wednesday, April 5, 2023 | 10:00 – 11:00 a.m. Pacific

Over the last few decades System on Chip (SoC) design size has dramatically increased, and more complexity has been introduced to deliver the desired functionality. Growing design sizes lead to the introduction of several asynchronous clocks which can result in the

Read More